ABSOLUTE MAXIMUM RATINGS

These are stress ratings only and functional operation of the device at these ratings or any other above those indicated in the operation sections of the specifications below is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect reliability.

| V _{cc} +7V |
|--|
| Input Voltages: |
| Logic0.3V to (V _{cc} +0.5V) |
| Drivers |
| Receivers±15.5V |
| Output Voltages: |
| Logic0.3V to (V _{cc} +0.5V) |
| Drivers±12V |
| Receivers0.3V to (V _{cc} +0.5V) |
| Storage Temperature65°C to +150°C |
| Power Dissipation1520mW |
| (derate 19.0mW/°C above +70°C) |
| Package Derating: |
| ø _{JA} 52.7 °C/W |
| ø _{JC} 6.5 °C/W |

STORAGE CONSIDERATIONS

Due to the relatively large package size, storage in a low humidity environment is preferred. Large high density plastic packages are moisture sensitive and should be stored in Dry Vapor Barrier Bags. Prior to usage, the parts should remain bagged and stored below 40°C and 60%RH. If the parts are removed from the bag, they should be used within 48 hours or stored in an environment at or below 20%RH. If the above conditions cannot be followed, the parts should be baked for four hours at 125° C in order to remove moisture prior to soldering. Exar ships the 100-pin LQFP in Dry Vapor Barrier Bags with a humidity indicator should be below 30%RH.

ELECTRICAL SPECIFICATIONS

 $T_A = 0^{\circ}$ C to +70°C and $V_{cc} = +4.75$ V to +5.25V unless otherwise noted. The \bullet denotes the specifications which applies to full temperature range of 40°C to =+85°C. unless otherwise specified

| PARAMETER | MIN. | TYP. | MAX. | UNITS | | CONDITIONS |
|------------------------------------|------|------|------|-------|---|---|
| LOGIC INPUTS | | | | | | |
| V | | | 0.8 | Volts | • | |
| V _{IH} | 2.0 | | | Volts | ٠ | |
| LOGIC OUTPUTS | | | | | | |
| V _{OL} V | | | 0.4 | Volts | • | I _{ош} = –3.2mА |
| V _{OH} | | 2.4 | | Volts | • | I_{out}^{out} = 1.0mA |
| V.28 DRIVER | | | | | | |
| DC Parameters | | | | | | |
| Outputs | | | | | | |
| Open Circuit Voltage | | | ±15 | Volts | • | per Figure 1 |
| Loaded Voltage | ±5.0 | | ±15 | Volts | • | per Figure 2 |
| Short-Circuit Current | | | ±100 | mA | • | per Figure 4, V _{out} =0V |
| Power-Off Impedance | 300 | | | Ω | • | per Figure 5 |
| AC Parameters | | | | | | V _{cc} = +5V for AC parameters |
| Outputs | | | | | | |
| Transition Time | | | 1.5 | μs | • | per Figure 6; +3V to -3V |
| Instantaneous Slew Rate | | | 30 | V/µs | | per Figure 3 |
| Propagation Delay | | | _ | | | |
| t _{PHL} | 0.5 | | 5 | μs | • | |
| t PLH Mary Transmission Data | 0.5 | 1 | 5 | μs | • | |
| Max.Transmission Rate | 120 | 230 | | kbps | * | |
| V.28 RECEIVER | | | | | | |
| DC Parameters | | | | | | |
| Inputs | | | | | | |
| Input Impedance | 3 | | 7 | kΩ | ٠ | per Figure 7 |
| Open-Circuit Bias | | | +2.0 | Volts | • | per Figure 8 |
| HIGH Threshold | | 1.7 | 3.0 | Volts | • | |
| LOW Threshold | 0.8 | 1.2 | | Volts | ٠ | |
| AC Parameters | | | | | | V _{cc} = +5V for AC parameters |
| Propagation Delay | | | | | | |
| t _{PHL} | 50 | 100 | 500 | ns | • | |
| t t | 50 | 100 | 500 | ns | • | |

 $T_A = 0^{\circ}C$ to +70°C and $V_{cc} = +4.75V$ to +5.25V unless otherwise noted. The \blacklozenge denotes the specifications which applies to full temperature range of -40°C to =+85°C, unless otherwise specified.

| PARAMETER | MIN. | TYP. | MAX. | UNITS | | CONDITIONS |
|--|---|--------------------|---|---|-----------------------|---|
| V.28 RECEIVER (cont) AC Parameters (cont.) Max.Transmission Rate | 120 | 235 | | kbps | | |
| V.10 DRIVER <u>DC Parameters</u> Outputs Open Circuit Voltage Test-Terminated Voltage Short-Circuit Current Power-Off Current <u>AC Parameters</u> Outputs Transition Time Propagation Delay t _{PHL} t _{PLH} Max.Transmission Rate | ±4.0 0.9V _{oc} 30 30 120 | 100 100 | ±6.0 ±150 ±100 200 500 500 | Volts Volts mA µA ns ns kbps | * * * * | per Figure 9 per Figure 10 per Figure 11 per Figure 12 V _{cc} = +5V for AC parameters per Figure 13; 10% to 90% |
| V.10 RECEIVER <u>DC Parameters</u> Inputs Input Current Input Impedance Sensitivity <u>AC Parameters</u> Propagation Delay t _{PHL} t _{PLH} Max.Transmission Rate | -3.25 4 120 | | +3.25 ±0.3 60 60 | mA kΩ Volts ns ns kbps | * * * | per Figures 14 and 15 V _{cc} = +5V for AC parameters |
| V.11 DRIVER <u>DC Parameters</u> Outputs Open Circuit Voltage Test Terminated Voltage Balance Offset Short-Circuit Current Power-Off Current <u>AC Parameters</u> Outputs Transition Time Propagation Delay t _{PHL} t _{PLH} Differential Skew (t _{pni} - t _{pin}) Max.Transmission Rate Channel to Channel Skew | ±2.0 0.5V _{oc} | 30 30 5 2 | ±6.0 0.67V _{oc} ±0.4 +3.0 ±150 ±100 10 85 85 10 | Volts Volts Volts Volts Volts mA µA ns ns ns ns ns ns ns ns | * * * * * | per Figure 16 per Figure 17 per Figure 17 per Figure 17 per Figure 18 per Figure 19 $V_{cc} = +5V$ for AC parameters per Fig. 21 and 36; 10% to 90% Using C _L = 50pF; per Figures 33 and 36 per Figures 33 and 36 per Figures 33 and 36 |
| V.11 RECEIVER DC Parameters Inputs Common Mode Range Sensitivity | -7 | | +7 ±0.2 | Volts Volts | * | |

ELECTRICAL SPECIFICATIONS

 $T_{A} = 0^{\circ}C$ to +70°C and $V_{cc} = +4.75V$ to +5.25V unless otherwise noted. The \bullet denotes the specifications which applies to full temperature range of -40°C to =+85°C, unless otherwise specified.

| of -40°C to =+85°C, unless otherwise spe | | | | | | |
|---|---|---|--|---|------------------|---|
| PARAMETER | MIN. | TYP. | MAX. | UNITS | | CONDITIONS |
| V.11 RECEIVER (cont) DC Parameters (cont.) Input Current Current w/ 100Ω Termination Input Impedance AC Parameters Propagation Delay | -3.25 4 | | ±3.25 ±60.75 | mA mA kΩ | * * | per Figure 20 and 22; power on or off per Figure 23 and 24 $V_{cc} = +5V$ for AC parameters Using C _L = 50pF; |
| t _{PHL} t _{PLH} Skew(t _{ph} -t _{ph}) Max.Transmission Rate Channel to Channel Skew | 20 | 30 30 5 2 | 85 85 10 | ns ns ns Mbps ns | * * * * | per Figures 33 and 38 per Figures 33 and 38 per Figure 33 |
| V.35 DRIVER <u>DC Parameters</u> Outputs Test Terminated Voltage Offset Output Overshoot Source Impedance Short-Circuit Impedance <u>AC Parameters</u> Outputs | ±0.44 -0.2V _{sт} 50 135 | | ±0.66 ±0.6 +0.2V _{ST} 150 165 | Volts Volts Volts Ω Ω | * * * | per Figure 25 per Figure 25 per Figure 25; $V_{ST = Steady state value}$ per Figure 27; $Z_{S} = V_{2}V_{1} \times 50$ per Figure 28 $V_{cc} = +5V$ for AC parameters |
| Transition Time Propagation Delay t _{PHL} Differential Skew (Itt]) | | 7 30 30 5 | 20 85 85 10 | ns ns ns ns | * * * | per Figure 29; 10% to 90% per Figure 33 and 36; $C_L = 20pF$ per Figure 33 and 36; $C_L = 20pF$ per Figure 33 and 36; $C_L = 20pF$ |
| (t _{ph} ī⁺t _{ph}) Max.Transmission Rate Channel to Channel Skew | 20 | 5 | | Mbps ns | * | |
| V.35 RECEIVER DC Parameters Inputs Sensitivity Source Impedance Short-Circuit Impedance AC Parameters Propagation Delay t_{pLH} t_{pLH} Skew($ t_{ph}, t_{ph} $) Max. Transmission Rate Channel to Channel Skew | 90 135 20 | ±50 30 30 5 2 | <u>+</u> 200 110 165 85 85 10 | mV Ω Ω ns ns s Mbps ns | * * * * | per Figure 30; $Z_s = V_2/V_1 \times 50\Omega$ per Figure 31 $V_{cc} = +5V$ for AC parameters per Figure 33 and 38; $C_L = 20pF$ per Figure 33 and 38; $C_L = 20pF$ per Figure 33; $C_L = 20pF$ |
| TRANSCEIVER LEAKAGE CI Driver Output 3-State Current Rcvr Output 3-State Current | JARENI | 500 1 | 10 | μΑ μΑ | | per Figure 32; Drivers disabled $\rm T_x$ & $\rm R_x$ disabled, 0.4V - $\rm V_o$ - 2.4V |
| POWER REQUIREMENTS V _{cc} I _{cc} (Shutdown Mode) (V.28/RS-232) (V.11/RS-422) (EIA-530 & RS-449) (V.35) (EIA-530A) | 4.75 | 5.00 1 95 230 270 170 200 | 5.25 | Volts µA mA mA mA mA | | All I _{CC} values are with V _{CC} = +5V f _{IN} = 120kbps; Drivers active & loaded f _{IN} = 10Mbps; Drivers active & loaded f _{IN} = 10Mbps; Drivers active & loade V.35 @ f _{IN} = 10Mbps, V.28 @ 20kbps f _{IN} = 10Mbps; Drivers active & loaded |


 $\rm T_{A}$ = +25°C and $\rm V_{\rm cc}$ = +5.0V unless otherwise noted.

| PARAMETER | MIN. | TYP. | MAX. | UNITS | CONDITIONS |
|--|--------|--------------|------------|----------|--|
| DRIVER DELAY TIME BETWE | EN ACT | | | RI-STATI | |
| RS-232/V.28 | _ | _ | | _ | - |
| t _{P21} ; Tri-state to Output LOW | | 0.11 | 5.0 | μs | C ₁ = 100pF, Fig. 34 & 40; S ₂ closed |
| t; Tri-state to Output HIGH | | 0.11 | 2.0 | μs | C_{L}^{L} = 100pF, Fig. 34 & 40; S_{2}^{2} closed |
| t_{PLZ}^{PZH} ; Output LOW to Tri-state | | 0.05 | 2.0 | μs | $C_{1} = 100 \text{pF}, \text{Fig. } 34 \& 40; \text{ S}_{2}^{2} \text{ closed}$ |
| t _{PHZ} , Output HIGH to Tri-state | | 0.05 | 2.0 | μs | C_{L}^{2} = 100pF, Fig. 34 & 40; S_{2}^{2} closed |
| RS-423/V.10 | | 0.07 | 2.0 | | C = 100 pE Eig 24 8 40; S alogad |
| t _{PZL} ; Tri-state to Output LOW t _{PZH} ; Tri-state to Output HIGH | | 0.07 | 2.0 | μs μs | $C_{L} = 100 \text{pF}$, Fig. 34 & 40; S_{2} closed $C_{1} = 100 \text{pF}$, Fig. 34 & 40; S_{2} closed |
| t_{PLZ}^{PZH} , in state to output more than t_{PLZ}^{PZH} , output LOW to Tri-state | | 0.55 | 2.0 | μs | $C_1 = 100 \text{pF}, \text{ Fig. 34 & 40; } S_2 \text{ closed}$ |
| t _{PHZ} ; Output HIGH to Tri-state | | 0.12 | 2.0 | μs | $C_1 = 100 \text{pF}$, Fig. 34 & 40; S_2^2 closed |
| RS-422/V.11 | | | | | |
| t_{pZL} ; Tri-state to Output LOW t_{pZH} ; Tri-state to Output HIGH t_{pLZ} ; Output LOW to Tri-state t_{pLZ} ; Output HIGH to Tri-state | | 0.04 | 10.0 | μs | C _L = 100pF, Fig. 34 & 37; S ₁ closed |
| t _{PZH} ; Tri-state to Output HIGH | | 0.05 | 2.0 | μs | C_{L}^{L} = 100pF, Fig. 34 & 37; S ₂ closed |
| t _{PLZ} ; Output LOW to Tri-state | | 0.03 | 2.0 2.0 | µs µs | C = 15pF, Fig. 34 & 37; S, closed C = 15pF, Fig. 34 & 37; S, closed |
| V.35 | | 0.11 | 2.0 | μο | O_{L}^{-1001} , Fig. 04 & 07 , O_{2}^{-1000} |
| t _{p71} ; Tri-state to Output LOW | | 0.85 | 10.0 | μs | C, = 100pF, Fig. 34 & 37; S, closed |
| t_{PZH} ; Tri-state to Output HIGH | | 0.36 | 2.0 | μs | $C_1^{L} = 100 \text{pF}, \text{ Fig. 34 & 37; } S_2^{L} \text{ closed}$ |
| t _{p1,7} ; Output LOW to Tri-state | | 0.06 | 2.0 | μs | C ₁ = 15pF, Fig. 34 & 37; S ₁ closed |
| t _{PHZ} ; Output HIGH to Tri-state | | 0.05 | 2.0 | μs | C _L = 15pF, Fig. 34 & 37; S ₂ closed |
| RECEIVER DELAY TIME BET | WEEN A | CTIVE M | ODE AN | D TRI-ST | ATE MODE |
| <u>RS-232/V.28</u> | | | | | |
| t _{PZL} ; Tri-state to Output LOW | | 0.05 | 2.0 | μs | $C_{L} = 100 \text{pF}$, Fig. 35 & 40; S ₁ closed |
| t _{PZH} ; Tri-state to Output HIGH | | 0.05 0.65 | 2.0 2.0 | μs | C ^L = 100pF, Fig. 35 & 40; S ^L closed C ^L = 100pF, Fig. 35 & 40; S ^L closed |
| t _{PLZ} ; Output LOW to Tri-state t _{PHZ} ; Output HIGH to Tri-state | | 0.65 | 2.0 | µs µs | $C_1 = 100 \text{pF}$, Fig. 35 & 40; S_2 closed |
| RS-423/V.10 | | | | 10 | |
| t _{pzi} ; Tri-state to Output LOW | | 0.04 | 2.0 | μs | C, = 100pF, Fig. 35 & 40; S, closed |
| t Tri-state to Output HIGH | | 0.03 | 2.0 | μs | C = 100pF, Fig. 35 & 40; S closed |
| t _{PLZ} ; Output LOW to Tri-state | | 0.03 | 2.0 | μs | C, = 100pF, Fig. 35 & 40; S, closed |
| t; Output HIGH to Tri-state | | 0.03 | 2.0 | μs | C ^L _L = 100pF, Fig. 35 & 40; S ² ₂ closed |

OTHER AC CHARACTERISTICS (Continued)

 $\rm T_{\rm A}$ = +25°C and $\rm V_{\rm cc}$ = +5.0V unless otherwise noted.

| PARAMETER | MIN. | TYP. | MAX. | UNITS | CONDITIONS |
|---|--------|------|------|------------|--|
| RS-422/V.11 | | | | | |
| t _{P71} ; Tri-state to Output LOW | | 0.04 | 2.0 | μs | C ₁ = 100pF, Fig. 35 & 39; S ₁ closed |
| t _{PZH} ; Tri-state to Output HIGH | | 0.03 | 2.0 | μs | C _L = 100pF, Fig. 35 & 39; S ₂ closed |
| t _{PLZ} ; Output LOW to Tri-state | | 0.03 | 2.0 | μs | C _L = 15pF, Fig. 35 & 39; S ₁ closed |
| t _{PHZ} ; Output HIGH to Tri-state | | 0.03 | 2.0 | μs | C _L = 15pF, Fig. 35 & 39; S ₂ close |
| V.35 | | | | | |
| t _{PZL} ; Tri-state to Output LOW | | 0.04 | 2.0 | μs | C _L = 100pF, Fig. 35 & 39; S ₁ closed |
| t _{PZH} ; Tri-state to Output HIGH | | 0.03 | 2.0 | μs | C _L = 100pF, Fig. 35 & 39; S ₂ closed |
| t _{PLZ} ; Output LOW to Tri-state | | 0.03 | 2.0 | μs | $C_{L} = 15pF$, Fig. 35 & 39; S ₁ closed |
| t _{PHZ} ; Output HIGH to Tri-state | | 0.03 | 2.0 | μs | C_{L}^{-} = 15pF, Fig. 35 & 39; S_{2}^{+} closed |
| TRANSCEIVER TO TRANSCE | VER SK | EW | (per | Figures 32 | , 33, 36, 38) |
| RS-232 Driver | | 100 | | ns | $[(t_{obl})_{Tx1} - (t_{obl})_{Txn}]$ |
| | | 100 | | ns | $[(t_{\text{olh}})_{\text{Tx1}} - (t_{\text{olh}})_{\text{Txn}}]$ |
| RS-232 Receiver | | 20 | | ns | $[(t_{ohl})_{Rx1} - (t_{ohl})_{Rxn}]$ |
| | | 20 | | ns | $[(t_{ohl})_{Rx1} - (t_{ohl})_{Rxn}]$ |
| RS-422 Driver | | 2 | | ns | $[(t_{obl})_{T\times 1} - (t_{obl})_{T\times n}]$ |
| | | 2 | | ns | $[(t_{plh})_{Tx1}^{T} - (t_{plh})_{Txn}^{T}]$ |
| RS-422 Receiver | | 2 | | ns | $\begin{bmatrix} (t_{phl})_{Rx1} - (t_{phl})_{Rxn} \end{bmatrix}$ |
| | | 3 | | ns | $\left[\left(t_{ohl}^{\mu}\right)_{Rx1}^{Rx1} - \left(t_{ohl}^{\mu}\right)_{Rxn}^{Rxn}\right]$ |
| RS-423 Driver | | 5 | | ns | $[(t_{phl})_{Tx2} - (t_{phl})_{Txn}]$ |
| | | 5 | | ns | $[(t_{plh})_{Tx2} - (t_{plh})_{Txn}]$ |
| RS-423 Receiver | | 5 | | ns | $[(t_{phl})_{Rx2} - (t_{phl})_{Rxn}]$ |
| | | 5 | | ns | $[(t_{phl})_{Rx2} - (t_{phl})_{Rxn}]$ |
| V.35 Driver | | 2 | | ns | $[(t_{phl})_{Tx1} - (t_{phl})_{Txn}]$ |
| | | 2 | | ns | $[(t_{plh})_{Tx1} - (t_{plh})_{Txn}]$ |
| V.35 Receiver | | 2 | | ns | $ \begin{bmatrix} (t_{phl})_{Rx1} - (t_{phl})_{Rxn} \end{bmatrix} \\ \begin{bmatrix} (t_{phl})_{Rx1} - (t_{phl})_{Rxn} \end{bmatrix} $ |
| | | 2 | | ns | $[(t_{phi})_{Rx1} - (t_{phi})_{Rxn}]$ |
| | | | | | |
| | | | | | |



PIN DESCRIPTION

| Pin Number | Pin Name | Description | Pin Number | Pin Name | Description |
|------------|-----------|--|------------|----------|--|
| 1 | VCC | 5V Power Supply Input | 51 | TxC(b) | TxC Non-Inverting Input |
| 2 | GND | Signal Ground | 52 | GND | |
| | | | | | Signal Ground |
| 3 | SDEN | TxD Driver Enable Input | 53 | TxC(a) | TxC Inverting Input |
| | TTEN | TxCE Driver Enable Input | 54 | CS(b) | CTS Non-Inverting Input |
| 5 | STEN | ST Driver Enable Input | 55 | CS(a) | CTS Inverting Input |
| 6 | RSEN | RTS Driver Enable Input | 56 | DM(b) | DSR Non-Inverting Input |
| 7 | TREN | DTR Driver Enable Input | 57 | DM(a) | DSR Inverting Input |
| 8 | RRCEN | DCD Driver Enable Input | 58 | GNDV10 | V.10 Rx Reference Node |
| 9 | RLEN | RL Driver Enable Input | 59 | RRT(b) | DCD _{DTE} Non-Inverting Input |
| 10 | LLEN# | LL Driver Enable Input | 60 | RRT(a) | DCD _{DTE} Inverting Input |
| 11 | RDEN# | RxD Receiver Enable Input | 61 | IC | RI Receiver Input |
| 12 | RTEN# | RxC Receiver Enable Input | 62 | TM(a) | TM Receiver Input |
| 13 | TxCEN# | TxC Receiver Enable Input | 63 | LL(a) | LL Driver Output |
| 14 | CSEN# | CTS Receiver Enable Input | 64 | VCC | Power Supply Input |
| 15 | DMEN# | DSR Receiver Enable Input | 65 | RL(a) | RL Driver Output |
| 16 | RRTEN# | DCD _{DTE} Receiver Enable Input | 66 | VSS1 | -2xVCC Charge Pump Output |
| 17 | ICEN# | RI Receiver Enable Input | 67 | C2N | Charge Pump Capacitor |
| 18 | TMEN | TM Receiver Enable Input | 68 | GND | Signal Ground |
| 19 | D0 | Mode Select Input | 69 | C1N | Charge Pump Capacitor |
| 20 | D1 | Mode Select Input | 70 | C2P | Charge Pump Capacitor |
| 21 | D2 | Mode Select Input | 71 | VCC | Power Supply Input |
| 22 | TERM_OFF | Termination Disable Input | 72 | C1P | Charge Pump Capacitor |
| 23 | D_LATCH# | Decoder Latch Input | 73 | VDD | 2xVCC Charge Pump Output |
| 24 | NC | No Connect | 74 | GND | Signal Ground |
| 25 | GND | Signal Ground | 75 | TR(a) | DTR Inverting Output |
| 26 | VCC | 5V Power Supply Input | 76 | NC | No Connect |
| 27 | LOOPBACK# | Loopback Mode Enable Input | 77 | VCC | Power Supply Input |
| 28 | TxD | TxD Driver TTL Input | 78 | TR(b) | DTR Non-Inverting Output |
| 29 | TxCE | TxCE Driver TTL Input | 79 | RRC(b) | DCD Non-Inverting Output |
| 30 | ST | ST Driver TTL Input | 80 | VCC | Power Supply Input |
| 31 | RTS | RTS Driver TTL Input | 81 | RRC(a) | DCD Inverting Output |
| 32 | DTR | DTR Driver TTL Input | 82 | GND | Signal Ground |
| 33 | DCD DCE | DCD _{por} Driver TTL Input | 83 | RS(a) | RTS Inverting Output |
| 34 | RL | RL Driver TTL Input | 84 | VCC | Power Supply Input |
| 35 | LL | LL Driver TTL Input | 85 | RS(b) | RTS Non-Inverting Output |
| 36 | RxD | RxD Receiver TTL Output | 86 | GND | Signal Ground |
| 37 | RxC | RxC Receiver TTLOutput | 87 | ST(a) | ST Inverting Output |
| 38 | TxC | TxC Receiver TTL Output | 88 | VCC | Power Supply Input |
| 39 | CTS | CTS Receiver TTL Output | 89 | V35TGND3 | 11 2 1 |
| 40 | DSR | DSR Receiver TTL Output | 90 | ST(b) | ST Non-Inverting Output |
| 41 | DCD DTE | DCD _{DTE} Receiver TTL Output | 91 | GND | Signal Ground |
| 42 | RI | RI Receiver TTL Output | 92 | TT(a) | TxCE Inverting Output |
| 43 | TM | TM Receiver TTL Output | 93 | VCC | 5V Power Supply Input |
| 44 | GND | Signal Ground | 94 | V35TGND2 | ST Termination Referance |
| 44 | VCC | Power Supply Input | 95 | TT(b) | TxCE Non-Inverting Output |
| 45 | | Reciever Termination Refrence | 96 | GND | Signal Ground |
| 40 | RD(b) | RXD Non-Inverting Input | 90 | SD(a) | TxD Inverting Output |
| 47 | | | 97 | VCC | |
| | RD(a) | RXD Inverting Input | | | 5V Power Supply Input |
| 49 | RT(b) | RxC Non-Inverting Input | 99 | V35TGND1 | ST Termination Referance |
| 50 | RT(a) | RxC Inverting Input | 100 | SD(b) | TxD Non-Inverting Output |

SP508 Driver Table

| Driver Output Pin | V.35 Mode | EIA-530 Mode | RS-232 Mode (V.28) | EIA-530A Mode | RS-449 Mode (V.36) | X.21 Mode (V.11) | Shutdown | Suggested Signal |
|-----------------------|-----------|-----------------|--------------------------|------------------|--------------------------|---------------------|----------|---------------------|
| MODE (D0, D1, D2) | 001 | 010 | 011 | 100 | 101 | 110 | 111 | |
| T ₁ OUT(a) | V.35 | V.11 | V.28 | V.11 | V.11 | V.11 | High-Z | TxD(a) |
| T ₁ OUT(b) | V.35 | V.11 | High-Z | V.11 | V.11 | V.11 | High-Z | TxD(b) |
| T ₂ OUT(a) | V.35 | V.11 | V.28 | V.11 | V.11 | V.11 | High-Z | TxCE(a) |
| T ₂ OUT(b) | V.35 | V.11 | High-Z | V.11 | V.11 | V.11 | High-Z | TxCE(b) |
| T ₃ OUT(a) | V.35 | V.11 | V.28 | V.11 | V.11 | V.11 | High-Z | TxC_DCE(a) |
| T ₃ OUT(b) | V.35 | V.11 | High-Z | V.11 | V.11 | V.11 | High-Z | TxC_DCE(b) |
| T ₄ OUT(a) | V.28 | V.11 | V.28 | V.11 | V.11 | V.11 | High-Z | RTS(a) |
| T₄OUT(b) | High-Z | V.11 | High-Z | V.11 | V.11 | V.11 | High-Z | RTS(b) |
| T₅OUT(a) | V.28 | V.11 | V.28 | V.10 | V.11 | V.11 | High-Z | DTR(a) |
| T₅OUT(b) | High-Z | V.11 | High-Z | High-Z | V.11 | V.11 | High-Z | DTR(b) |
| T ₆ OUT(a) | V.28 | V.11 | V.28 | V.11 | V.11 | V.11 | High-Z | DCD_DCE(a) |
| T ₆ OUT(b) | High-Z | V.11 | High-Z | V.11 | V.11 | V.11 | High-Z | DCD_DCE(b) |
| T ₇ OUT(a) | V.28 | V.10 | V.28 | V.10 | V.10 | High-Z | High-Z | RL |
| T ₈ OUT(a) | V.28 | V.10 | V.28 | V.10 | V.10 | High-Z | High-Z | LL |

Table 1. Driver Mode Selection

SP508 Receiver Table

| Receiver Input Pin | V.35 Mode | EIA-530 Mode | RS-232 Mode (V.28) | EIA-530A Mode | RS-449 Mode (V.36) | X.21 Mode (V.11) | Shutdown | Suggested Signal |
|-----------------------|-----------|-----------------|--------------------------|------------------|--------------------------|---------------------|----------|---------------------|
| MODE (D0, D1, D2) | 001 | 010 | 011 | 100 | 101 | 110 | 111 | |
| R₁IN(a) | V.35 | V.11 | V.28 | V.11 | V.11 | V.11 | High-Z | RxD(a) |
| R ₁ IN(b) | V.35 | V.11 | High-Z | V.11 | V.11 | V.11 | High-Z | RxD(b) |
| R ₂ IN(a) | V.35 | V.11 | V.28 | V.11 | V.11 | V.11 | High-Z | RxC(a) |
| R ₂ IN(b) | V.35 | V.11 | High-Z | V.11 | V.11 | V.11 | High-Z | RxC(b) |
| R ₃ IN(a) | V.35 | V.11 | V.28 | V.11 | V.11 | V.11 | High-Z | TxC_DTE(a) |
| R ₃ IN(b) | V.35 | V.11 | High-Z | V.11 | V.11 | V.11 | High-Z | TxC_DTE(b) |
| R ₄ IN(a) | V.28 | V.11 | V.28 | V.11 | V.11 | V.11 | High-Z | CTS(a) |
| R ₄ IN(b) | High-Z | V.11 | High-Z | V.11 | V.11 | V.11 | High-Z | CTS(b) |
| R ₅ IN(a) | V.28 | V.11 | V.28 | V.10 | V.11 | V.11 | High-Z | DSR(a) |
| R ₅ IN(b) | High-Z | V.11 | High-Z | High-Z | V.11 | V.11 | High-Z | DSR(b) |
| R ₆ IN(a) | V.28 | V.11 | V.28 | V.11 | V.11 | V.11 | High-Z | DCD_DTE(a) |
| R ₆ IN(b) | High-Z | V.11 | High-Z | V.11 | V.11 | V.11 | High-Z | DCD_DTE(b) |
| R ₇ IN(a) | V.28 | V.10 | V.28 | V.10 | V.10 | High-Z | High-Z | RI |
| R ₈ IN(a) | V.28 | V.10 | V.28 | V.10 | V.10 | High-Z | High-Z | ТМ |

Table 2. Receiver Mode Selection

Exar Corporation 48720 Kato Road, Fremont CA, 94538 • 510-668-7017 • www.exar.com





Figure 1. V.28 Driver Output Open Circuit Voltage








Figure 5. V.28 Driver Output Power-Off Impedance




Figure 2. V.28 Driver Output Loaded Voltage




Figure 4. V.28 Driver Output Short-Circuit Current




Figure 6. V.28 Driver Output Rise/Fall Times




Figure 7. V.28 Receiver Input Impedance




Figure 8. V.28 Receiver Input Open Circuit Bias




Figure 9. V.10 Driver Output Open-Circuit Voltage




Figure 11. V.10 Driver Output Short-Circuit Current




Figure 10. V.10 Driver Output Test Terminated Volt-




Figure 12. V.10 Driver Output Power-Off Current




Figure 13. V.10 Driver Output Transition Time




Figure 14. V.10 Receiver Input Current




Figure 15. V.10 Receiver Input IV Graph




Figure 16. V.11 Driver Output Open-Circuit Voltage




Figure 17. V.11 Driver Output Test Terminated Voltage




Figure 18. V.11 Driver Output Short-Circuit Current




Figure 19. V.11 Driver Output Power-Off Current




Figure 21. V.11 Driver Output Rise/Fall Time






Figure 20. V.11 Receiver Input Current








Figure 23. V.11 Receiver Input Current w/ Termination




Figure 26. V.35 Driver Output Offset Voltage




Figure 24. V.11 Receiver Input Graph w/ Termination




Figure 25. V.35 Driver Output Test Terminated Voltage




Figure 27. V.35 Driver Output Source Impedance




Figure 28. V.35 Driver Output Short-Circuit Impedance




Figure 29. V.35 Driver Output Rise/Fall Time




Figure 30. V.35 Receiver Input Source Impedance




Figure 32. Driver Output Leakage Current Test




Figure 31. V.35 Receiver Input Short-Circuit Impedance





Figure 33. Driver/Receiver Timing Test Circuit






Figure 34. Driver Timing Test Load Circuit

Figure 35. Receiver Timing Test Load Circuit




Figure 36. Driver Propagation Delays




Figure 37. Driver Enable and Disable Times





Figure 38. Receiver Propagation Delays








Figure 40. V.28 (RS-232) and V.10 (RS-423) Driver Enable and Disable Times




Figure 41. Typical V.28 Driver Output Waveform




Figure 43. Typical V.11 Driver Output Waveform




Figure 42. Typical V.10 Driver Output Waveform




Figure 44. Typical V.35 Driver Output Waveform




Figure 45. Functional Diagram

The SP508 contains highly integrated serial transceivers that offer programmability between interface modes through software control. The SP508 offers the hardware interface modes for RS-232 (V.28), RS-449/V.36 (V.11 and V.10), EIA-530 (V.11 and V.10), EIA-530A (V.11 and V.10), V.35 (V.35 and V.28) and X.21(V.11). The interface mode selection is done via three control pins, which can be latched via microprocessor control.

The SP508 has eight drivers, eight receivers, and Exar's patented on-board charge pump (5,306,954) that is ideally suited for wide area network connectivity and other multi-protocol applications. Other features include digital and line loopback modes, individual enable/disable control lines for each driver and receiver, failsafe when inputs are either open or shorted, individual termination resistor ground paths, separate driver and receiver ground outputs, enhanced ESD protection on driver outputs and receiver inputs.

THEORY OF OPERATION

The SP508 device is made up of 1) the drivers, 2) the receivers, 3) a charge pump, 4) DTE/DCE switching algorithm, and 5) control logic.

Drivers

The SP508 has eight enhanced independent drivers. Control for the mode selection is done via a three-bit control word into D0, D1, and D2. The drivers are prearranged such that for each mode of operation, the relative position and functionality of the drivers are set up to accommodate the selected interface mode. As the mode of the drivers is changed, the electrical characteristics will change to support the required signal levels. The mode of each driver in the different interface modes that can be selected is shown in Table 1. There are four basic types of driver circuits – ITU-T-V.28 (RS-232), ITU-T-V.10 (RS-423), ITU-T-V.11 (RS-422), and CCITT-V.35.

The V.28 (RS-232) drivers output singleended signals with a minimum of \pm 5V (with 3k Ω & 2500pF loading), and can operate over 120kbps. Since the SP508 uses a charge pump to generate the RS-232 output rails, the driver outputs will never exceed \pm 10V. The V.28 driver architecture is similar to Exar's standard line of RS-232 transceivers.

The RS-423 (V.10) drivers are also singleended signals which produce open circuit V_{OL} and V_{OH} measurements of \pm 4.0V to \pm 6.0V. When terminated with a 450 Ω load to ground, the driver output will not deviate more than 10% of the open circuit value. This is in compliance of the ITU V.10 specification. The V.10 (RS-423) drivers are used in RS-449/V.36, EIA-530, and EIA-530A modes as Category II signals from each of their corresponding specifications. The V.10 drivers are guaranteed to transmit over 120kbps, but can operate at over 1Mbps if necessary.

The third type of drivers are V.11 (RS-422) differential drivers. Due to the nature of differential signaling, the drivers are more immune to noise as opposed to single-ended transmission methods. The advantage is evident over high speeds and long transmission lines. The strength of the driver outputs can produce differential signals that can maintain +2V differential output levels with a load of 100 Ω . The signal levels and drive capability of these drivers allow the drivers to also support RS-485 requirements of <u>+1.5V</u> differential output levels with a 54 Ω load. The strength allows the SP508 differential driver to drive over long cable lengths with minimal signal degradation. The V.11 drivers are used in RS-449, EIA-530, EIA-530A and V.36 modes as Category I signals which are used for clock and data. Exar's new driver design over its predecessors allow the SP508 to operate over 20Mbps for differential transmission.

The fourth type of drivers are V.35 differential drivers. There are only three available on the SP508 for data and clock (TxD, TxCE, and TxC in DCE mode). These drivers are current sources that drive loop current through a differential pair resulting in a 550mV differential voltage at the receiver. These drivers also incorporate fixed termination networks for each driver in order to set the V_{OH} and V_{OH} depending on load conditions. This termination network is basically a "Y" configuration consisting of two 51 Ω resistors connected in series and a 124Ω resistor connected between the two 50Ω resistors and a V35TGND output. Each of the three drivers and its associated termination will have its own V35TGND output for grounding convenience. Filtering can be done on these pins to reduce common mode noise transmitted over the transmission line by connecting a capacitor to ground.

The drivers also have separate enable pins which simplifies half-duplex configurations for some applications, especially programmable DTE/DCE. The enable pins will either enable or disable the output of the drivers according to the appropriate active logic illustrated on Figure 45. The enable pins have internal pull-up and pull-down devices, depending on the active polarity of the receiver, that enable the driver upon power-on if the enable lines are left floating. During disabled conditions, the driver outputs will be at a high impedance 3-state.

The driver inputs are both TTL and CMOS compatible. All driver inputs have an internal pull-up resistor so that the output will be at a defined state at logic LOW ("0"). Unused driver inputs can be left floating. The internal pull-up resistor value is approximately $500k\Omega$.

Receivers

The SP508 has eight enhanced independent receivers. Control for the mode selection is done via a three-bit control word that is the same as the driver control word. Therefore, the modes for the drivers and receivers are identical in the application. ranged for the specific requirements of the synchronous serial interface. As the operating mode of the receivers is changed, the electrical characteristics will change to support the required serial interface protocols of the receivers. Table 2 shows the mode of each receiver in the different interface modes that can be selected. There are two basic types of receiver circuits—ITU-T-V.28 (RS-232) and ITU-T-V.11, (RS-422).

The RS-232 (V.28) receiver is single-ended and accepts RS-232 signals from the RS-232 driver. The RS-232 receiver has an operating input voltage range of +15V and can receive signals downs to +3V. The input sensitivity complies with RS-232 and V .28 at +3V. The input impedance is $3k\Omega$ to $7k\Omega$ in accordance to RS-232 and V .28. The receiver output produces a TTL/CMOS signal with a +2.4V minimum for a logic "1" and a +0.4V maximum for a logic "0". The RS-232 (V.28) protocol uses these receivers for all data, clock and control signals. They are also used in V.35 mode for control line signals: CTS, DSR, LL, and RL. The RS-232 receivers can operate over 120kbps.

The second type of receiver is a differential type that can be configured internally to support ITU-T-V.10 and CCITT-V.35 depending on its input conditions. This receiver has a typical input impedance of $10k\Omega$ and a differential threshold of less than ± 200 mV, which complies with the ITU-T-V.11 (RS-422) specifications. V.11 receivers are used in RS-449/V.36, EIA-530, EIA-530A and X.21 as Category I signals for receiving clock, data, and some control line signals not covered by Category II V.10 circuits. The differential V.11 transceiver has improved architecture that allows over 20Mbps transmission rates.

Receivers dedicated for data and clock (RxD, RxC, TxC) incorporate internal termination for V.11. The termination resistor is typically 120 Ω connected between the A and B inputs. The termination is essential for minimizing crosstalk and signal reflection over the transmission line . The minimum value is guaranteed to exceed 100 Ω , thus complying with the V.11 and RS-422 specifications.

Like the drivers, the receivers are prear-

This resistor is invoked when the receiver is operating as a V.11 receiver, in modes EIA-530, EIA-530A, RS-449/V.36, and X.21. The same receivers also incorporate a termination network internally for V.35 applications. For V.35, the receiver input termination is a "Y" termination consisting of two 51 Ω resistors connected in series and a 124 Ω resistor connected between the two 50 Ω resistors and V35RGND output. The V35RGND is usually grounded. The receiver itself is identical to the V.11 receiver.

The differential receivers can be configured to be ITU-T-V.10 single-ended receivers by internally connecting the non-inverting input to ground. This is internally done by default from the decoder. The non-inverting input is rerouted to V10GND and can be grounded separately. The ITU-T-V.10 receivers can operate over 1Mbps and are used in RS-449/V.36, E1A-530, E1A-530A and X.21 modes as Category II signals as indicated by their corresponding specifications. All receivers include an enable/disable line for disabling the receiver output allowing convenient half-duplex configurations. The enable pins will either enable or disable the output of the receivers according to the appropriate active logic illustrated on Figure 45. The receiver's enable lines include an internal pull-up or pull-down device, depending on the active polarity of the receiver, that enables the receiver upon power up if the enable lines are left floating. During disabled conditions, the receiver outputs will be at a high impedance state. If the receiver is disabled any associated termination is also disconnected from the inputs.

All receivers include a fail-safe feature that outputs a logic high when the receiver inputs are open, terminated but open, or shorted together. For single-ended V.28 and V.10 receivers, there are internal $5k\Omega$ pull-down resistors on the inputs which produces a logic high ("1") at the receiver outputs. The differential receivers have a proprietary circuit that detect open or shorted inputs and if so, will produce a logic HIGH ("1") at the receiver output.

CHARGE PUMP

The charge pump is a Exar-patented design (5,306,954) and uses a unique approach compared to older less-efficient designs. The charge pump still requires four external capacitors, but uses four-phase voltage shifting technique to attain symmetrical power supplies. The charge pump $V_{_{DD}}$ and $V_{_{SS}}$ outputs are regulated to +5.8V and -5.8V, respectively. There is a free-running oscillator that controls the four phases of the voltage shifting. A description of each phase follows.

Phase 1

 V_{ss} charge storage — During this phase of the clock cycle, the positive side of capacitors C₁ and C₂ are initially charged to V_{cc}. C+ is then switched to ground and the charge in C₁- is transferred to C₂-. Since C₂+ is connected to V_{cc}, the voltage potential across capacitor C₂ is now 2_xV_{cc}.

Phase 2

 $-V_{ss}$ transfer —Phase two of the clock connects the negative terminal of C₂ to the V_{ss} storage capacitor and the positive terminal of C₂ to ground, and transfers the negative generated voltage to C₃. This generated voltage is regulated to -5.8V. Simultaneously, the positive side of the capacitor C₁ is switched to V_{cc} and the negative side is connected to ground.

Phase 3

 $-V_{_{DD}}$ charge storage —The third phase of the clock is identical to the first phase—the charge transferred in C₁ produces $-V_{_{CC}}$ in the negative terminal of C₁ which is applied to the negative side of the capacitor C₂. Since C₂ + is at V_{_{CC}}, the voltage potential across C₂ is 2_xV_{_{CC}}.

Phase 4

 $-V_{DD}$ transfer —The fourth phase of the clock connects the negative terminal of C₂ to ground, and transfers the generated 5.8V across C₂ to C₄, the V_{DD} storage capacitor. This voltage is regulated to +5.8V. At the regulated voltage, the internal oscillator is disabled and simultaneously with this, the positive side of capacitor C₁ is switched to V_{CC} and the negative side is connected to ground, and the cycle begins again.

The charge pump cycle will continue as long as the operational conditions for the internal oscillator are present.

Since both V⁺ and V⁻ are separately generated from V_{cc}; in a no-load condition V⁺ and V⁻ will be symmetrical. Older charge pump approaches that generate V⁻ from V⁺ will show a decrease in the magnitude of V⁻ compared to V⁺ due to the inherent inefficiencies in the design.

The clock rate for the charge pump typically operates at 250kHz. The external capacitors can be as low as 1μ F with a 16V breakdown voltage rating.

TERM_OFF FUNCTION

The SP508 contains a TERM_OFF pin that disables all three receiver input termination networks regardless of mode. This allows the device to be used in monitor mode applications that are typically found in networking test equipment. The TERM_OFF pin internally contains a pull-down device with an impedance of over $500k\Omega$, which will default in a "ON" condition during power-up if V.35 receivers are used. The individual receiver enable line and the SHUTDOWN mode from the decoder will disable the termination regardless of TERM_OFF.

LOOPBACK FUNCTION

The SP508 contains a LOOPBACK pin that invokes a loopback path. This loopback path is illustrated in Figure 46. LOOPBACK has an internal pull-up resistor that defaults to normal mode during power up or if the pin is left floating. During loopback, the driver output and receiver input characteristics will still adhere to its appropriate specifications.

DECODER AND D_LATCH FUNCTION

The SP508 contains a D_LATCH pin that latches the data into the D0, D1, and D2 decoder inputs. If tied to a logic LOW ("0"), the latch is transparent, allowing the data at the decoder inputs to propagate through and program the SP508 accordingly. If tied to a logic HIGH("1"), the latch locks out the data and prevents the mode from changing until this pin is brought to a logic LOW. There are internal pull-up devices on D0, D1, and D2, which allow the device to be in SHUTDOWN mode ("111") upon power up. However, if the device is powered -up with the D_LATCH at a logic HIGH, the decoder state of the SP508 will be undefined.

ESD TOLERANCE

The SP508 device incorporates ruggedized ESD cells on all driver output and receiver input pins. The ESD structure is improved over our previous family for more rugged applications and environments sensitive to electrostatic discharges and associated transients.

CTR1/CTR2 EUROPEAN COMPLIANCY

As with all of Exar's previous multiprotocol serial transceiver IC's, the drivers and receivers have been designed to meet all the requirements to NET1/NET2 and TBR2 in order to meet CTR1/CTR2 compliancy. The SP508 is also tested in-house at Exar and adheres to all the NET1/2 physical layer testing and the ITU Series V specifications before shipment. Please note that although the SP508, as with its predecessors, adhere to CTR1/CTR2 compliancy testing, any complex or unusual configuration should be double-checked to ensure CTR1/CTR2 compliance. Consult the factory for details.





Figure 46. SP508 Loopback Path

Typical SP508 DB-26 Serial Port Configuration Reference Design Schematic Signal (DTE_DCE) TXD_RXD_A TXD_RXD_B TXCE_TXC_A TXCE_TXC_A RND_TXD_A RND_TXD_B RNC_TXDE_A RNC_TXDE_A TXC_RXC_A TXC_RXC_A TXC_RXC_A TXC_RXC_A TXC_RXC_B TXA_B CTS_RS_A CTS_RS_A CTS_RS_B CTS_RS_B CTS_RS_B CTS_RS_B CTS_C DCD_CDCA DCD_CDCD_A RTS_CTS_A RTS_CTS_B DTR_DSR_A DTR_DSR_B LL_TM RL_RI LL TM RIR µ DB-26 Serial Rort Connector Pins SIGNAL GND (10 Pins) 3 (V.11,V.35,V.28) (7 (V.11,V.35,V.28) 17 (V.11,V.35,V.28) 9 (V.11,V.35,V.28) 15 (V.11,V.35,V.28) 15 (V.11,V.35) 5 (V.11,V.28) 13 (V.11) 8 (V.11,V.28) 13 (V.11) 10 (V.11) 10 (V.11) 10 (V.11) 2 (V.11,V.35,V.28) 14 (V.11,V.35) 24 (V.11,V.35,V.28) 11 (V.11,V.35) 4 (V.11,V.28) 19 (V.11) 20 (V.11,V.28) 23 (V.11) 18 (V:10,V:28) 21 (V:10,V:28) 22 (V:10,V:28) 25 (V:10,V:28) +5V ₽₽ Charge Pump Section Farsceiver Section Logic Section GND ₽₽ -In Ý 8 불卡 DTR ő RTS DCD_DCE 8 RC ž CTS DSR +£V + +5V + #109 (DCD)_{DCE} #109 (DCD)_{DTE} #113 (TXCE) #105 (RTS) #108 (DTR) #105 (RXD) #115 (RXC) #107 (DSR) #106 (CTS) #103 (TxD) #114 (TxC) #142 (TM) #140 (RL) #141 (LL) #125 (RI) DCE/DTE Irput Line Output Line NO Lines represented by double arrowhead signifies abt-directional bus. Driver applies for DCE only on pins 15 and 12. Receiver applies for DCE only on pins 15 and 12. Driver applies for DCE only on pins 8 and 10. Receiver applies for DTE only on pins 8 and 10. ¥†‡

Figure 47. SP508 Typical Operating Configuration to Serial Port Connector with DCE/DTE programmability



| C |
|---|
| Π |
| C |
| Ο |
| Z |
| Ш |
| G |
| C |
| Σ |
| 2 |
| Ξ |
| 0 |
| Z |

Exar Corporation 48720 Kato Road, Fremont CA, 94538 • 510-668-7017 • www.exar.com

| Sparedrivers | 18 | \$ | 17 | 42 | 91 | 41 | 51 | 8 | 14 | 30 | 13 | 8 | 12 | 37 | 11 | 8 | ō | 56 | Q | ¥ | 8 | ж Ш | 7 | x ۲ | σ | 16 | 2 | ജ | 4 | 29 | ω | | Number | Interface to : | |
|---|------|------------|-------|------------|--------|------------|--------|--------------|------------|------------|--------|------------|-------|------------|--------|------------|-------|----------|------|----------|--------|----------|-------|----------|-------|----------|-------|----------|-------|----------|--------|----------|---------------|--------------------------------|--------------------------------|
| and receivers m | TMEN | TM | K EN# | R | RRTEN# | DCD_DTE | DMEN# | DSR | CSEN# | CTS | TxCEN# | TxC | RTEN# | R | RD EN# | RxD | LLEN# | | RLEN | ₽ | RRCEN | DCD_DCE | TREN | DTR | RSEN | RTS | STEN | থ | TTEN | TXCE | SDEN | | Pin Mnemonic | System Logic | SP908 Multip |
| Spare drivers and receivers may be used for optional signal storage | | Receiver_8 | | Receiver_7 | | Receiver_6 | | Receiver_5 | | Receiver_4 | | Receiver_3 | | Receiver_2 | | Receiver_1 | | Driver_8 | | Driver_7 | | Driver_6 | | Driver_S | | Driver_4 | | Driver_3 | | Driver_2 | | Driver_1 | Circuit | | SP508 Multiprotocol Configured |
| onal signals (Sign | | TM(A) | | ň | RRT(B) | RRT(A) | D M(B) | D M(A) | CS(B) | (4)SO | TxC(B) | TxC(A) | RT(B) | RT(A) | RD (B) | RD (AU | | ЦŴ | | RL(A) | RRC(B) | RRC(4) | TR(B) | TR (A) | RS(B) | RS(A) | ST(B) | STW | 11(B) | ΠW | SD (8) | SD (A) | Pin Mnemonic | Interface to Port Connector | as DCE |
| · <u>a</u> | | හ | | 61 | 66 | 8 | 8 | 57 | 5 4 | 55 | SI | ង | 43 | 8 | 47 | 4 8 | | 63 | | 65 | ξ | 8 | 78 | 75 | 8 | 8 | 8 | 87 | 8 | 8 | 100 | 97 | Pin Number | oPort- | |

.

| Pinas | | V28 | V28 | | | V28 | | ¥28 | | | V28 | | V28 | V28 | | ¥28 | | V28 | | V28 | | ¥28 | | V28 | | V28 | | V28 | Туре | Signal | 20 |
|--|---|------|---------|--|-------|--------|-------|---------|--|--------|------|---------|---------|------|---|-----|-------|--------|-------|--------|-------|-------------|----------------|-------|-------|-------|---------|-------|-----------|------------|---------------|
| Pin assignments and signal functions are sub promittations of non-standard into bottoms | | F | RL | | | - 0 | | N CA | | | : DA | | : ВA | TM | - | Ê | | с Ч | | n R | | - | _ | DB | | DD | | | | al Mnemo | R5-232 or V24 |
| rts and sig | | 18 | 21 | | | 20 | | 4 | | | 24 | | 2 | 25 | | N | _ | 00 | | 6 | | S | _ | 51 | | 17 | | | Pin(P) | no DB-25 | V24 |
| gnalfuno | | 01.V | 01.V | | LUA - | | LUA - | LUA - | | LLA | 11.4 | 11.V | 11.4 | 01.V | | | LL'A | LLA. | LUA - | LUA - | LUA - | LUA - | II.V | LUA - | LUA - | LUA - | LUA - | | | Signal | |
| tionsare | | F | 2 22 | | | | | - CA(A) | | | | 1 BA(B) | | TM | | _ | _ | | | | | | | | | | (10) BB | | re Dic | al Mnemo | Elk-SO |
| subject | _ | | . 21 | | | | | | | | | | | | | - | | | | _ | | | | _ | | | | | | mo DB-25 | ğ |
| đ na | | õ | - | | Ü | 20 | 19 | 4 | | 11 | 24 | 12 | N | 25 | | | ō | 0 | 22 | σ | ŭ | S | ភ | 51 | 9 | 17 | 91 | ΰ | | _ | |
| tional or | | V.10 | V.10 | | V.11 | V.H | TUA | 11.V | | V.11 | VII | V.11 | V.H | V.10 | | | ΠIΛ | ΥU | ΠUΛ | ΠUV | ¥.H | ΥU | Y.11 | ΥU | ΥU | V.H | ΥU | V.11 | Type | Signal | |
| regional | | F | ₽ | | TR(B) | TR(A) | RS(B) | RS(A) | | TT (B) | ΠW | SD (8) | SD(A) | ΤM | | | RR(B) | RR(A) | DM(B) | DM(A) | (S(B) | (SW | 51(8) ST(8) | STW | RT(B) | RT(A) | RD(B) | RD(A) | 망 | Mnemo | RS 449 |
| Pin assignments and signal functions are subject to national or regional variation and | | ă | 14 | | g | 12 | 25 | 7 | | 36 | 17 | 22 | 4 | 18 | | | щ | U, | 29 | 11 | 27 | 9 | N | ς | 26 | 8 | 24 | 6 | Pin(F) | DB-37 | |
| å | | V28 | V28 | | | V28 | | V28 | | 5E'A | SE:A | 56.A | SEA | V28 | | V28 | | V28 | | V28 | | V28 | SE:A | 5E.A | SE:A | SE'A | SEA | 56:A | Type | Signal | |
| | | 141 | ۲ 4 | | | õ | | 501 | | 511 | 5113 | 103 | i B | 142 | | 125 | | รี | | 107 | | ន៍ | 114 | 114 | 511 | 511 | 104 | 104 | Ş. | Mnemo | SEA |
| | | - | z | | | н | | 0 | | W | c | S | P | NN | | - | | п | | Е | | 0 | À | γ | Х | Υ | L | R | Pin(P) | M94 | |
| **X21 usee | | | | | | | ΠUΛ | ΠUV | | 117A | TUA | TUA | TUA | | | | | | | | ΠŢ | ΥU | ۲Ľ۷ | ΠUΛ | ΠU | ΠUΛ | ΠUΛ | 117A | Type | Signal | |
| **X21 use either B0 or | | | | | | | (8) | (4) | | X(B) | XQQ | T(B) | T(A) | | | | | | | | ē) | 192) (R) | 5(8) S(8) | ŝ | 8(B) | B(A) | R(B) | R(A) | Ð. | Mnemo | X21 |
| Bộor | | | | | | | 10 | y | | 14** | 744 | ç | N | | | | | | | | 12 | S | U, | 6 | 14** | 744 | 11 | 4 | Pin(P) | DB-15 | |

Quality, Rate Detect, Standby) or may be disabled using individual enable pins for each driver and receiver

ι Δ1

| 모. |
|----------|
| тi |
| 8 |
| Ž |
| G |
| R |
| Ã |
| <u> </u> |
| Ż |

Spare drivers and receivers may be used for optional signals (Signal Quality, Rate Detect, Standby) or may be disabled using individual enable pins for each driver and receiver

| 24 | RS-232 of V24 EIA-530 | FIA-530 | | | 8 449 | | | SEA | | | × 21 | | ÷ | nnletalk''' | |
|-----------|--|--|--|---|---|---|--|---|---|--|--|--|--|--|--|
| DB-25 | Signal | Mnemo | DB-25 Pin/MM | Signal | Mnemo | DB-37 Pin/M | Signal | Mnemo | MB4 Pin /hm | Signal | Mnemo | DB-15 Pin/fm | | Mnemo | DIN-8 |
| 2 | YI1 | BA(A) | N | YII | SDØ | 4 | SEY S | ឆ | ⊸ | ×1 | τw | N | XII | ΧD. | w |
| | 1UA | BA(B) | 14 | ΠX | SD(B) | 22 | SEA | ē | S | ΥΠ | T(8) | 9 | ۲LV | TxD+ | 6 |
| 24 | 100 | DAUA | 24 | 1UA | ΠW | 17 | 5E/A | 511 | c | 1134 | X(A) | 7** | | | |
| | TUA | DA(B) | = | VII | TT(B) | 56 | SEA | 113 | W | VII | X (B) | 14** | | | |
| | | | | | | | | | | | | | | | |
| ~ | | 1997 | ~ | IN | 822 | 7 | 100 | Ĩ, | | | CIW. | | | | |
| | 112 | Ç B | 6 | 113 | 8 | 25 | | | | 112 | | ы Б | | | |
| 8 | V11710 | CDW | 8 | 1134 | TR(A) | 12 | V28 | ē | т | | | | V.10 | 장 | _ |
| | | CD (B) | 23 | 100 | TR(B) | 8 | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| 21 | V.10 | RL | 21 | 007 | RL | 14 | V28 | ŧ | z | | | | | | |
| ſ | | | | | | | | | | | | | | | |
| 18 | 017 | | 18 | 007 | F | 10 | V28 | 141 | - | | | | | | |
| w | ΥI | BB (A) | | LIX I | RD(A) | 6 | SEA | ¥ | ~ | ¥1 | R(A) | 4 | ¥11 | RxD- | ν |
| | VII | BB (B) | 91 | VII | RD (B) | 24 | SEA | ē 4 | ч | V:11 | R (B) | 11 | V.11 | ₹ ₽ | 00 |
| 17 | ΠU | DD(A) | 17 | VII1 | RT(A) | 8 | SEA | 115 | ۷ | | | | | | |
| | ΠU | DD(B) | 9 | VII | RT(B) | 26 | 5E/A | 115 | X | | | | | | |
| 5 | 1174 | D8(A) | 5 | NU1 | STW | S | 56:A | 114 | × | 1134 | SGR | σ | | | |
| | 117 | D8(B) | с, | ΠIX | ST(8) | 23 | SEA | 114 | Æ | 113 | S(B) | . | | | |
| S | V.11 | CB (AU | S | 100 | SW | 9 | V28 | ន៍ | 0 | V.11 | 60 | S | | GND | |
| | 117 | (B)8) | 3 | V.11 | (S(B) | 27 | | | | 117 | 1(8) | มี | ¥.10* | HSKI | N |
| 6 | V.11/10 | CCW | σ | VII | DM(A) | 11 | V28 | 107 | m | ¥11 | B(A) | 7** | V.10 | GPi | 7 |
| , | ZULA | 00.00 | , 22‡ | i IN | DM(B) | 29 | Ś | ŝ | 1 | 1174 | 8(8) | 4** | | | |
| - | | CF/B | 5 | | RR(B) | 2 | 0.7.4 | 102 | - | | | | | | |
| 2 | V.10 | R | 22# | | | | V28 | 125 | <u> </u> | | | | | | |
| | | | | | | | | | | | | | | | |
| 25 | 017 | TM | 25 | 017 | ΤM | 18 | V28 | 142 | NN | | | | | | |
| | | | | | | | | | | | | | | | |
| and signa | Ifunction | Isanesubj | ect to natio | onalorne, | gionalvar | iation and | proprieta | Ņ | | **X21 | seeither E | 80 or | | | |
| | entia) for | DSR (CC) a | and DTR (C | D) signals | s; EIA-530 | -Ausessing | ų. | | | ; | | | | | |
| | Bit Bit <td>RS23201V24 Signal Mimemo DB-25 Signal Type Type Pin/MW Type V28 BA 2 VI1 V28 CA 4 VI1 V28 CA 4 VI1 V28 CA 4 VI1 V28 CA 4 VI1 V28 RL 21 VI0 V28 RL 21 VI0 V28 RL 21 VI0 V28 LL 18 VI0 V28 D0 17 VI1 V28 D8 15 VI1 V28 CF 8 V11/10 V28 CF 11 V10 V28 CF V10 <</td> <td>2:4 EX-530 0 DB-25 Signal Mnemo 2 V11 BA(M) 2:4 V11 DA(B) 2:4 V11 DA(B) 2:0 V11 DA(B) 2:1 V11 CA(B) 2:0 V11.7 CD(B) 2:1 V10 RL 1:8 V10 LL 1:8 V10 LL 1:7 V11 DD(B) 1:1 V11 DE(B) 1:1 V11 DE(B) 1:1 V11 CE(A) 2:2 V10 RI 2:2 V10 RI 2:2 V10 TM 2:2 V10 TM</td> <td>2:4 Eb-30 12:4 Eb-30 2:1 VII 2:4 VII 2:1 VII 2:0 VIII 2:1 VIIO 2:1 VIIO 2:1 VIIO 1:8 VIIO 1:9 20 2:1 VIIO 2:1 VIIO 1:8 VIIO 1:8 VIIO 1:9 VIIO 1:1 BE(M) 3 VII 1:1 BE(M) 3 VII 1:1 BE(M) 3 VII 1:1 BE(M) 1:1 BE(M) 1:1 BE(M) 1:1 BE(M)</td> <td>2:4 Ek-530 12:4 Ek-530 2:1 Ninemo DB2:5 Signal 2:1 Ninemo DB2:5 Signal 2:1 Vill BA(k) 2:4 Vill 2:1 Vill DA(k) 2:4 Vill 2:1 Vill DA(k) 2:4 Vill 2:1 Vill CD(k) 2:0 Vill 2:1 Vill CD(k) 2:3 Vill 3:1 Vill CD(k) 2:3 Vill 3:1 Vill DB(k) 1:4 Vill 4:17 Vill DB(k) 1:7 Vill 3:11 Vill DB(k) 1:1 Vill 4:17 Vill DB(k) 1:1 Vill 4:17<</td> <td>2:4 Ebc-3:0 FS 449 2:1 VI1 BA(B) 14 VI1 Signal Mmemo 2:1 VI1 BA(B) 14 VI1 Signal Mmemo 2:1 VI1 BA(B) 14 VI1 Signal Mmemo 2:4 VI1 BA(B) 14 VI1 Signal Mmemo 2:4 VI1 BA(B) 11 VI1 Signal Mmemo 2:4 VI1 BA(B) 11 VI1 Signal Mmemo 2:4 VI1 BA(B) 11 VI1 Signal Mmemo 2:4 VI1 CB(B) 11 VI1 Signal Mmemo 2:4 VI1 CB(B) 12 VI1 RSQ Minemo 2:5 VI1 CB(B) 12 VI1 RSQ Minemo 3:5 VI1 BE(B) 12 VI1 REQ Minemo 1:7 VI1 BE(B)<</td> <td>2:4 Eb530 FS-449 2 VII BAG0 1 VII DB-25 Signal Mnemo DB-37 2 VII BAG0 1 VII SD040 4 VII SD040 4 2 VII BAG0 1 VII SD040 4 VII SD040 4 2 VII BAG0 1 VII SD040 4 VII SD040 4 24 VII CA(8) 19 VII REX 21 VII SD040 25 20 VII1 CA(8) 19 VII REX 21 VII REX 21 VII REX 23 VII REX 23 VII REX 23 VII REX 24 10 25 26 VII REX 21 10 11 10 12 26 11 10 25 11 10 24 10</td> <td>2:4 Eb530 BB-25 Signal nic Mnemo Pin.MM Types nic Pin.MM Types N 2 VI1 Bold0 1 VI1 Signal Nnemo DB-37 Signal 2 VI1 Bold0 1 VI1 Stypes nic Pin.MM Types 2 VI1 Bold0 1 VI1 Stypes Nit Stypes 2 VI1 Bold0 1 VI1 Stypes Nit Stypes 24 VI1 Cols0 2 VI1 Stypes Nit Stypes 30 VI1 Cols0 20 VI1 RS(N) 1 Vi2 20 VI11/10 Cols0 23 VI1 TB(N) 30 Vi2 30 VI10 RL 14 Vi28 Vi28 Vi28 Vi28 17 VI1 BB(N) 3 VI1 RD(N) 8 Vi28 17</td> <td>EA.439 EA.439 Image DB-25 Sgmal Mmeano DB-37 Sgmal Image Pin.000 12 V/11 S0004 22 V/35 BM/00 24 V/11 S0004 7 V/35 DM/01 24 V/11 S0004 7 V/35 DM/01 24 V/11 S0004 2 V/35 DM/02 24 V/11 S0004 2 V/35 DM/02 24 V/11 S0004 2 V/35 DM/02 V/11 V/11 S0004 2 V/35 DM/02 V/11 N/11 RS004 2 V/35 DM/03 12 V/28 V/11 RS004 2 V/28 I RL 18 V/10 LL 10 V/28 DM/04 11 RS001 4 V/35 V/35 V/35 DM/04 12 V/11</td> <td>V33 ypea nice min M94 226 103 P 235 113 U 235 113 U 235 113 U 235 113 W 235 113 W 235 113 W 235 105 C 228 106 H 235 114 L 235 114 L 235 114 X 235 114 X 235 114 X 235 114 AA 236 107 E 238 107 E 238 107 E 238 102 F 238 125 J 238 125 J 238 125 J 238 125 J 238 125</td> <td>V33 ypea nice min M94 226 103 P 235 113 U 235 113 U 235 113 U 235 113 W 235 113 W 235 113 W 235 105 C 228 106 H 235 114 L 235 114 L 235 114 X 235 114 X 235 114 X 235 114 AA 236 107 E 238 107 E 238 107 E 238 102 F 238 125 J 238 125 J 238 125 J 238 125 J 238 125</td> <td>V33 ypea nice min M94 226 103 P 235 113 U 235 113 U 235 113 U 235 113 W 235 113 W 235 113 W 235 105 C 228 106 H 235 114 L 235 114 L 235 114 X 235 114 X 235 114 X 235 114 AA 236 107 E 238 107 E 238 107 E 238 102 F 238 125 J 238 125 J 238 125 J 238 125 J 238 125</td> <td>X23 X21 grad Mmemo nic M94 Signal pinul Types Mmemo nic pinul pinul Types VII Types Types 325 113 U VII Types Types nic pinul pinul Types pinul Types <</td> <td>V.35 X.21 grad Minemo nic Minemo Pin/MM Signal Type Minemo nic DB-15 Pin/MM Signal Type 32 103 P V.11 TKW 2 V.11 32 113 U V.11 TKW 2 V.11 32 113 U V.11 TKW 2 V.11 32 113 U V.11 TKW 2 V.11 32 113 W V.11 C.W 3 V.10 228 105 C V.11 C.W 3 V.10 228 104 R V.11 R.W V.10 V.10 33 115 V V.11 R.W 1.4 V.11 34 115 V V.11 R.W 1.4 V.11 35 114 A V.11 R.W 1.4 V.11 35 114 A V.11 <</td> <td>V35 X21 Appea Note: Type Signal gase Intern INPA Signal Immem DB-15 Signal 32 103 P V11 T(B) 2 V11 33 103 P V11 T(B) 2 V11 33 113 W V11 T(B) 2 V11 34 103 C V11 C(B) 3 103 22 113 W V11 C(B) 3 103 228 108 H V11 C(B) 3 103 228 104 R V11 B(B) 4 V11 35 114 A V11 B(B) 4 V11 35 114 X V11 B(B) 14 V11 35 114 AA V11 B(B) 14 V11 36 1</td> | RS23201V24 Signal Mimemo DB-25 Signal Type Type Pin/MW Type V28 BA 2 VI1 V28 CA 4 VI1 V28 CA 4 VI1 V28 CA 4 VI1 V28 CA 4 VI1 V28 RL 21 VI0 V28 RL 21 VI0 V28 RL 21 VI0 V28 LL 18 VI0 V28 D0 17 VI1 V28 D8 15 VI1 V28 CF 8 V11/10 V28 CF 11 V10 V28 CF V10 < | 2:4 EX-530 0 DB-25 Signal Mnemo 2 V11 BA(M) 2:4 V11 DA(B) 2:4 V11 DA(B) 2:0 V11 DA(B) 2:1 V11 CA(B) 2:0 V11.7 CD(B) 2:1 V10 RL 1:8 V10 LL 1:8 V10 LL 1:7 V11 DD(B) 1:1 V11 DE(B) 1:1 V11 DE(B) 1:1 V11 CE(A) 2:2 V10 RI 2:2 V10 RI 2:2 V10 TM 2:2 V10 TM | 2:4 Eb-30 12:4 Eb-30 2:1 VII 2:4 VII 2:1 VII 2:0 VIII 2:1 VIIO 2:1 VIIO 2:1 VIIO 1:8 VIIO 1:9 20 2:1 VIIO 2:1 VIIO 1:8 VIIO 1:8 VIIO 1:9 VIIO 1:1 BE(M) 3 VII 1:1 BE(M) 3 VII 1:1 BE(M) 3 VII 1:1 BE(M) 1:1 BE(M) 1:1 BE(M) 1:1 BE(M) | 2:4 Ek-530 12:4 Ek-530 2:1 Ninemo DB2:5 Signal 2:1 Ninemo DB2:5 Signal 2:1 Vill BA(k) 2:4 Vill 2:1 Vill DA(k) 2:4 Vill 2:1 Vill DA(k) 2:4 Vill 2:1 Vill CD(k) 2:0 Vill 2:1 Vill CD(k) 2:3 Vill 3:1 Vill CD(k) 2:3 Vill 3:1 Vill DB(k) 1:4 Vill 4:17 Vill DB(k) 1:7 Vill 3:11 Vill DB(k) 1:1 Vill 4:17 Vill DB(k) 1:1 Vill 4:17< | 2:4 Ebc-3:0 FS 449 2:1 VI1 BA(B) 14 VI1 Signal Mmemo 2:1 VI1 BA(B) 14 VI1 Signal Mmemo 2:1 VI1 BA(B) 14 VI1 Signal Mmemo 2:4 VI1 BA(B) 14 VI1 Signal Mmemo 2:4 VI1 BA(B) 11 VI1 Signal Mmemo 2:4 VI1 BA(B) 11 VI1 Signal Mmemo 2:4 VI1 BA(B) 11 VI1 Signal Mmemo 2:4 VI1 CB(B) 11 VI1 Signal Mmemo 2:4 VI1 CB(B) 12 VI1 RSQ Minemo 2:5 VI1 CB(B) 12 VI1 RSQ Minemo 3:5 VI1 BE(B) 12 VI1 REQ Minemo 1:7 VI1 BE(B)< | 2:4 Eb530 FS-449 2 VII BAG0 1 VII DB-25 Signal Mnemo DB-37 2 VII BAG0 1 VII SD040 4 VII SD040 4 2 VII BAG0 1 VII SD040 4 VII SD040 4 2 VII BAG0 1 VII SD040 4 VII SD040 4 24 VII CA(8) 19 VII REX 21 VII SD040 25 20 VII1 CA(8) 19 VII REX 21 VII REX 21 VII REX 23 VII REX 23 VII REX 23 VII REX 24 10 25 26 VII REX 21 10 11 10 12 26 11 10 25 11 10 24 10 | 2:4 Eb530 BB-25 Signal nic Mnemo Pin.MM Types nic Pin.MM Types N 2 VI1 Bold0 1 VI1 Signal Nnemo DB-37 Signal 2 VI1 Bold0 1 VI1 Stypes nic Pin.MM Types 2 VI1 Bold0 1 VI1 Stypes Nit Stypes 2 VI1 Bold0 1 VI1 Stypes Nit Stypes 24 VI1 Cols0 2 VI1 Stypes Nit Stypes 30 VI1 Cols0 20 VI1 RS(N) 1 Vi2 20 VI11/10 Cols0 23 VI1 TB(N) 30 Vi2 30 VI10 RL 14 Vi28 Vi28 Vi28 Vi28 17 VI1 BB(N) 3 VI1 RD(N) 8 Vi28 17 | EA.439 EA.439 Image DB-25 Sgmal Mmeano DB-37 Sgmal Image Pin.000 12 V/11 S0004 22 V/35 BM/00 24 V/11 S0004 7 V/35 DM/01 24 V/11 S0004 7 V/35 DM/01 24 V/11 S0004 2 V/35 DM/02 24 V/11 S0004 2 V/35 DM/02 24 V/11 S0004 2 V/35 DM/02 V/11 V/11 S0004 2 V/35 DM/02 V/11 N/11 RS004 2 V/35 DM/03 12 V/28 V/11 RS004 2 V/28 I RL 18 V/10 LL 10 V/28 DM/04 11 RS001 4 V/35 V/35 V/35 DM/04 12 V/11 | V33 ypea nice min M94 226 103 P 235 113 U 235 113 U 235 113 U 235 113 W 235 113 W 235 113 W 235 105 C 228 106 H 235 114 L 235 114 L 235 114 X 235 114 X 235 114 X 235 114 AA 236 107 E 238 107 E 238 107 E 238 102 F 238 125 J 238 125 J 238 125 J 238 125 J 238 125 | V33 ypea nice min M94 226 103 P 235 113 U 235 113 U 235 113 U 235 113 W 235 113 W 235 113 W 235 105 C 228 106 H 235 114 L 235 114 L 235 114 X 235 114 X 235 114 X 235 114 AA 236 107 E 238 107 E 238 107 E 238 102 F 238 125 J 238 125 J 238 125 J 238 125 J 238 125 | V33 ypea nice min M94 226 103 P 235 113 U 235 113 U 235 113 U 235 113 W 235 113 W 235 113 W 235 105 C 228 106 H 235 114 L 235 114 L 235 114 X 235 114 X 235 114 X 235 114 AA 236 107 E 238 107 E 238 107 E 238 102 F 238 125 J 238 125 J 238 125 J 238 125 J 238 125 | X23 X21 grad Mmemo nic M94 Signal pinul Types Mmemo nic pinul pinul Types VII Types Types 325 113 U VII Types Types nic pinul pinul Types pinul Types < | V.35 X.21 grad Minemo nic Minemo Pin/MM Signal Type Minemo nic DB-15 Pin/MM Signal Type 32 103 P V.11 TKW 2 V.11 32 113 U V.11 TKW 2 V.11 32 113 U V.11 TKW 2 V.11 32 113 U V.11 TKW 2 V.11 32 113 W V.11 C.W 3 V.10 228 105 C V.11 C.W 3 V.10 228 104 R V.11 R.W V.10 V.10 33 115 V V.11 R.W 1.4 V.11 34 115 V V.11 R.W 1.4 V.11 35 114 A V.11 R.W 1.4 V.11 35 114 A V.11 < | V35 X21 Appea Note: Type Signal gase Intern INPA Signal Immem DB-15 Signal 32 103 P V11 T(B) 2 V11 33 103 P V11 T(B) 2 V11 33 113 W V11 T(B) 2 V11 34 103 C V11 C(B) 3 103 22 113 W V11 C(B) 3 103 228 108 H V11 C(B) 3 103 228 104 R V11 B(B) 4 V11 35 114 A V11 B(B) 4 V11 35 114 X V11 B(B) 14 V11 35 114 AA V11 B(B) 14 V11 36 1 |

EAA-530 uses V11 differentiab for DSR (CC) and DTR (CD) signals; EIA-530-A uses singleended V10 for DSR and DTR and adds Risignal on pin 22

Exar Corporation 48720 Kato Road, Fremont CA, 94538 • 510-668-7017 • www.exar.com

ORDERING INFORMATION

| Part Number | Top Mark | Temperature Range | Package Types |
|-------------|-------------|-------------------|---------------|
| SP508CF-L | SP508CFYYWW | 0°C to +70°Č | 100 Lead LQFP |
| SP508EF-L | SP508EFYYWW | 40°C to +85°C | 100 Lead LQFP |

REVISION HISTORY

| DATE | REVISION | DESCRIPTION |
|----------|----------|--|
| 01/19/05 | | Legacy Sipex Datasheet |
| 10/27/09 | 1.0.0 | Convert to Exar Format and change revision to 1.0.0. Change Driver output leakage test (figure 32) from +/-12V to +/-10V. Change V.11 and V.35 driver and receiver propaga- tion delay limits from 60ns to 80ns |

Notice

EXAR Corporation reserves the right to make changes to any products contained in this publication in order to improve design, performance or reliability. EXAR Corporation assumes no representation that the circuits are free of patent infringement. Charts and schedules contained herein are only for illustration purposes and may vary depending upon a user's specific application. While the information in this publication has been carefully checked; no responsibility, however, is assumed for inaccuracies.

EXAR Corporation does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can reasonably be expected to cause failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such applications unless EXAR Corporation receives, in writing, assurances to its satisfaction that: (a) the risk of injury or damage has been minimized; (b) the user assumes all such risks; (c) potential liability of EXAR Corporation is adequately protected under the circumstances.

Copyright 2009 EXAR Corporation

Datasheet October 2009

Send your Interface technical inquiry with technical details to: uarttechsupport@exar.com

Reproduction, in part or whole, without the prior written consent of EXAR Corporation is prohibited.

Exar Corporation 48720 Kato Road, Fremont CA, 94538 • 510-668-7017 • www.exar.com