



Pin Configurations


(TOP VIEW)




TSOT-23-5/SOT-23-5/
SC-70-5 (R-Type)




TSOT-23-5/SOT-23-5/
SC-70-5




TSOT-23-5/
SOT-23-5(G-Type)




TSOT-23-3/
SOT-23-3



WDFN-6L 2x2





MSOP-8



SC-82


Typical Application Circuit



Functional Pin Description

Pin Name	Pin Function
EN	Chip Enable (Active High). Note that this pin is high impedance. There should be a pull low 100kΩ resistor connected to GND when the control signal is floating.
$\overline{\text{EN}}$	Chip Enable (Active Low). Note that this pin is high impedance. There should be a pull high 100kΩ resistor connected to VIN when the control signal is floating.
NC	No Internal Connection.
GND, Exposed Pad	Ground. The exposed pad must be soldered to a large PCB and connected to GND for maximum power dissipation.
VOUT	Output Voltage.
VIN	Input Voltage.

Function Block Diagram



Absolute Maximum Ratings (Note 1)

• Supply Input Voltage	6V
• Power Dissipation, P_D @ $T_A = 25^\circ\text{C}$	
TSOT-23-3/TSOT-23-5/SOT-23-3/SOT-23-5	400mW
SC-70-5, SC-82	300mW
MSOP-8	625mW
WDFN-6L 2x2	606mW
• Package Thermal Resistance (Note 2)	
TSOT-23-3/TSOT-23-5/SOT-23-3/SOT-23-5, θ_{JA}	250°C/W
TSOT-23-3/TSOT-23-5/SOT-23-3/SOT-23-5, θ_{JC}	135°C/W
SC-70-5, SC-82, θ_{JA}	333°C/W
MSOP-8, θ_{JA}	160°C/W
WDFN-6L 2x2, θ_{JA}	165°C/W
WDFN-6L 2x2, θ_{JC}	20°C/W
• Junction Temperature	150°C
• Lead Temperature (Soldering, 10 sec.)	260°C
• Storage Temperature Range	-65°C to 150°C
• ESD Susceptibility (Note 3)	
HBM (Human Body Model)	2kV
MM (Machine Model)	200V

Recommended Operating Conditions (Note 4)

• Supply Input Voltage	2.5V to 5.5V
• EN Input Voltage	0V to 5.5V
• Junction Temperature Range	-40°C to 125°C
• Ambient Temperature Range	-40°C to 85°C

Electrical Characteristics

($V_{IN} = V_{OUT} + 1V$, $C_{IN} = C_{OUT} = 1\mu F$, $T_A = 25^\circ\text{C}$, unless otherwise specified)

Parameter	Symbol	Test Conditions	Min	Typ	Max	Unit
Output Voltage Accuracy	ΔV_{OUT}	$I_{OUT} = 1\text{mA}$	-2	-	+2	%
Current Limit	I_{LIM}	$R_{LOAD} = 1\Omega$	360	400	--	mA
Quiescent Current	I_Q	RT9198, $V_{EN} \geq 1.2V$, $I_{OUT} = 0\text{mA}$ RT9198A, $V_{EN} \leq 0.4V$, $I_{OUT} = 0\text{mA}$	--	90	130	μA
Dropout Voltage (Note 5)	V_{DROP}	$I_{OUT} = 200\text{mA}$	--	170	200	mV
		$I_{OUT} = 300\text{mA}$	--	220	330	
Line Regulation	ΔV_{LINE}	$V_{IN} = (V_{OUT} + 1V)$ to 5.5V, $I_{OUT} = 1\text{mA}$	--	-	0.3	%
Load Regulation	ΔV_{LOAD}	$1\text{mA} < I_{OUT} < 300\text{mA}$	--	-	0.6	%
Shutdown Current	I_{SHDN}	RT9198, $V_{EN} = GND$, Shutdown RT9198A, $V_{EN} = V_{IN}$, Shutdown	--	0.01	1	μA
EN Input Bias Current	I_{IBEN}	$V_{EN} = GND$ or V_{IN}	--	0	100	nA

Parameter		Symbol	Test Conditions	Min	Typ	Max	Unit
EN Threshold	Logic-Low Voltage	V_{IL}	RT9198, $V_{IN} = 3V$ to $5.5V$, Shutdown RT9198A, $V_{IN} = 3V$ to $5.5V$, Enable	--	--	0.4	V
	Logic-High Voltage	V_{IH}	RT9198, $V_{IN} = 3V$ to $5.5V$, Enable RT9198A, $V_{IN} = 3V$ to $5.5V$, Shutdown	1.2	--	--	
Power Supply Rejection Rate	$f = 100Hz$	PSRR	$C_{OUT} = 1\mu F$, $I_{OUT} = 100mA$	--	-60	--	dB
	$f = 10kHz$			--	-30	--	
Thermal Shutdown Temperature		T_{SD}		--	165	--	$^{\circ}C$
Thermal Shutdown Temperature Hysteresis		ΔT_{SD}		--	30	--	$^{\circ}C$

Note 1. Stresses beyond those listed “Absolute Maximum Ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions may affect device reliability.







Note 2. θ_{JA} is measured at $T_A = 25^{\circ}C$ on a low effective thermal conductivity single-layer test board per JEDEC 51-3. θ_{JC} is measured at the exposed pad of the package.

Note 3. Devices are ESD sensitive. Handling precaution is recommended.


Note 4. The device is not guaranteed to function outside its operating conditions.

Note 5. The dropout voltage is defined as $V_{IN} - V_{OUT}$, which is measured when V_{OUT} is $V_{OUT(NORMAL)} - 100mV$.


Typical Operating Characteristics




Line Transient Response




Line Transient Response




Load Transient Response




Load Transient Response





Start Up



EN Pin Shutdown Response





Applications Information

Like any low-dropout regulator, the external capacitors used for the RT9198/A must be carefully selected for regulator stability and performance. Using a capacitor whose value is $> 1\mu\text{F}$ on the RT9198/A input and the amount of capacitance can be increased without limit. The input capacitor must be located a distance of not more than 0.5 inch from the input pin of the IC and returned to a clean analog ground. Any good quality ceramic or tantalum can be used for this capacitor. The capacitor with larger value and lower ESR (equivalent series resistance) provides better PSRR and line-transient response.

The output capacitor must meet both requirements for minimum amount of capacitance and ESR in all LDOs application. The RT9198/A is designed specifically to work with low ESR ceramic output capacitor in space-saving and performance consideration. Using a ceramic capacitor whose value is at least $1\mu\text{F}$ with ESR is more than $20\text{m}\Omega$ on the RT9198/A output ensures stability. The RT9198/A still works well with output capacitor of other types due to the wide stable ESR range. Figure 1. shows the curves of allowable ESR range as a function of load current for various output capacitor values. Output capacitor of larger capacitance can reduce noise and improve load transient response, stability, and PSRR. The output capacitor should be located within 0.5 inch from the V_{OUT} pin of the RT9198/A and returned to a clean analog ground.




Figure 1

Enable Function

The RT9198/A features an LDO regulator enable/disable function.

To assure the RT9198 LDO regulator will switch on, the EN turn on control level must be greater than 1.2V. The RT9198 LDO regulator will go into shutdown mode when the voltage on the EN pin falls below 0.4V. For RT9198A, the EN turn on control level must be lower than 0.4V to assure the RT9198A LDO regulator switch on. The RT9198A LDO regulator will go into shutdown mode when the voltage on the EN pin is higher than 1.2V. The RT9198A equips a quick-discharge function to protect the system. When the regulator is turned off by EN pin, the internal MOSFET between V_{OUT} and GND will be turned on to discharge output voltage quickly. If the enable function is not needed in a specific application, it may be tied to GND/VIN to keep the LDO regulator in a continuously on state.

Thermal Considerations

Thermal protection limits power dissipation in RT9198/A. When the operating junction temperature exceeds 165°C , the OTP circuit starts the thermal shutdown function and turns the pass element off. The pass element turns on again after the junction temperature cools by 30°C .

For continuous operation, do not exceed absolute maximum operating junction temperature 125°C . The power dissipation definition in device is shown as following formula :

$$P_D = (V_{\text{IN}} - V_{\text{OUT}}) \times I_{\text{OUT}} + V_{\text{IN}} \times I_Q$$

The maximum power dissipation depends on the thermal resistance of IC package, PCB layout, the rate of surroundings airflow and temperature difference between junction to ambient. The maximum power dissipation can be calculated by following formula :

$$P_{D(\text{MAX})} = (T_{J(\text{MAX})} - T_A) / \theta_{JA}$$

Where $T_{J(\text{MAX})}$ is the maximum operating junction temperature 125°C , T_A is the ambient temperature and the θ_{JA} is the junction to ambient thermal resistance.

For recommended operating conditions specification, where $T_{J(MAX)}$ is the maximum junction temperature of the die (125°C) and T_A is the maximum ambient temperature. The junction to ambient thermal resistance (θ_{JA} is layout dependent) for TSOT-23-3/TSOT-23-5/SOT-23-3/SOT-23-5 package is 250°C/W , SC-70-5 and SC-82 package is 333°C/W and WDFN-6L 2x2 package is 165°C/W on standard JEDEC 51-3 thermal test board. The maximum power dissipation at $T_A = 25^{\circ}\text{C}$ can be calculated by following formula :

$$P_{D(MAX)} = (125^{\circ}\text{C} - 25^{\circ}\text{C})/250 = 400\text{mW} \text{ (TSOT-23-3/TSOT-23-5/SOT-23-3/SOT-23-5)}$$

$$P_{D(MAX)} = (125^{\circ}\text{C} - 25^{\circ}\text{C})/333 = 300\text{mW} \text{ (SC-70-5/SC-82)}$$

$$P_{D(MAX)} = (125^{\circ}\text{C} - 25^{\circ}\text{C}) / 165 = 606\text{mW} \text{ (WDFN-6L 2x2)}$$

The maximum power dissipation depends on operating ambient temperature for fixed $T_{J(MAX)}$ and thermal resistance θ_{JA} . The Figure 2. of derating curves allows the designer to see the effect of rising ambient temperature on the maximum power allowed.






Figure 2. Derating Curve for Packages

Outline Dimension




Symbol	Dimensions In Millimeters		Dimensions In Inches	
	Min	Max	Min	Max
A	0.889	1.295	0.035	0.051
A1	0.000	0.152	0.000	0.006
B	1.397	1.803	0.055	0.071
b	0.356	0.508	0.014	0.020
C	2.591	2.997	0.102	0.118
D	2.692	3.099	0.106	0.122
e	1.803	2.007	0.071	0.079
H	0.080	0.254	0.003	0.010
L	0.300	0.610	0.012	0.024

SOT-23-3 Surface Mount Package




Symbol	Dimensions In Millimeters		Dimensions In Inches	
	Min	Max	Min	Max
A	0.889	1.295	0.035	0.051
A1	0.000	0.152	0.000	0.006
B	1.397	1.803	0.055	0.071
b	0.356	0.559	0.014	0.022
C	2.591	2.997	0.102	0.118
D	2.692	3.099	0.106	0.122
e	0.838	1.041	0.033	0.041
H	0.080	0.254	0.003	0.010
L	0.300	0.610	0.012	0.024

SOT-23-5 Surface Mount Package




Symbol	Dimensions In Millimeters		Dimensions In Inches	
	Min	Max	Min	Max
A	0.700	1.000	0.028	0.039
A1	0.000	0.100	0.000	0.004
B	1.397	1.803	0.055	0.071
b	0.300	0.510	0.012	0.020
C	2.591	3.000	0.102	0.118
D	2.692	3.099	0.106	0.122
e	1.803	2.007	0.071	0.079
H	0.080	0.254	0.003	0.010
L	0.300	0.610	0.012	0.024

TSOT-23-3 Surface Mount Package




Symbol	Dimensions In Millimeters		Dimensions In Inches	
	Min	Max	Min	Max
A	0.700	1.000	0.028	0.039
A1	0.000	0.100	0.000	0.004
B	1.397	1.803	0.055	0.071
b	0.300	0.559	0.012	0.022
C	2.591	3.000	0.102	0.118
D	2.692	3.099	0.106	0.122
e	0.838	1.041	0.033	0.041
H	0.080	0.254	0.003	0.010
L	0.300	0.610	0.012	0.024

TSOT-23-5 Surface Mount Package




Symbol	Dimensions In Millimeters		Dimensions In Inches	
	Min	Max	Min	Max
A	0.800	1.100	0.031	0.044
A1	0.000	0.100	0.000	0.004
B	1.150	1.350	0.045	0.054
b	0.150	0.400	0.006	0.016
C	1.800	2.450	0.071	0.096
D	1.800	2.250	0.071	0.089
e	0.650		0.026	
H	0.080	0.260	0.003	0.010
L	0.210	0.460	0.008	0.018

SC-70-5 Surface Mount Package




Symbol	Dimensions In Millimeters		Dimensions In Inches	
	Min	Max	Min	Max
A	0.800	1.100	0.031	0.043
A1	0.000	0.100	0.000	0.004
B	1.150	1.350	0.045	0.053
b	0.150	0.400	0.006	0.016
b1	0.350	0.500	0.014	0.020
C	1.800	2.450	0.071	0.096
D	1.800	2.200	0.071	0.087
e	1.300		0.051	
H	0.080	0.260	0.003	0.010
L	0.200	0.460	0.008	0.018

SC-82 Surface Mount Package



Symbol	Dimensions In Millimeters		Dimensions In Inches	
	Min	Max	Min	Max
A	0.810	1.100	0.032	0.043
A1	0.000	0.150	0.000	0.006
A2	0.750	0.950	0.030	0.037
b	0.220	0.380	0.009	0.015
D	2.900	3.100	0.114	0.122
e	0.650		0.026	
E	4.800	5.000	0.189	0.197
E1	2.900	3.100	0.114	0.122
L	0.400	0.800	0.016	0.031

8-Lead MSOP Plastic Package

**DETAIL A**

Pin #1 ID and Tie Bar Mark Options

Note : The configuration of the Pin #1 identifier is optional, but must be located within the zone indicated.

Symbol	Dimensions In Millimeters		Dimensions In Inches	
	Min	Max	Min	Max
A	0.700	0.800	0.028	0.031
A1	0.000	0.050	0.000	0.002
A3	0.175	0.250	0.007	0.010
b	0.200	0.350	0.008	0.014
D	1.950	2.050	0.077	0.081
D2	1.000	1.450	0.039	0.057
E	1.950	2.050	0.077	0.081
E2	0.500	0.850	0.020	0.033
e	0.650		0.026	
L	0.300	0.400	0.012	0.016

W-Type 6L DFN 2x2 Package

Richtek Technology Corporation

14F, No. 8, Tai Yuen 1st Street, Chupei City

Hsinchu, Taiwan, R.O.C.

Tel: (8863)5526789

Richtek products are sold by description only. Richtek reserves the right to change the circuitry and/or specifications without notice at any time. Customers should obtain the latest relevant information and data sheets before placing orders and should verify that such information is current and complete. Richtek cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Richtek product. Information furnished by Richtek is believed to be accurate and reliable. However, no responsibility is assumed by Richtek or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Richtek or its subsidiaries.

www.richtek.com

DS9198/A-15 July 2015