

CE1	CE2	WE	OE	UB	LB	1/0 <sub>0</sub> - 1/0 <sub>15</sub> 1	MODE	POWER
Н	Х	Х	Х	Х	Х	High Z	Standby <sup>2</sup>	Standby
Х	L	Х	Х	Х	Х	High Z	Standby <sup>2</sup>	Standby
Х	Х	Х	Х	Н	Н	High Z	Standby <sup>2</sup>	Standby
L	Н	L	Х <sup>3</sup>	$L^1$	L <sup>1</sup>	Data In	Write <sup>3</sup>	Active
L	Н	Н	L	L <sup>1</sup>	L <sup>1</sup>	Data Out	Read	Active
L	Н	Н	Н	L <sup>1</sup>	L <sup>1</sup>	High Z	Active	Active

1. When  $\overline{\text{UB}}$  and  $\overline{\text{LB}}$  are in select mode (low), I/O<sub>0</sub> - I/O<sub>15</sub> are affected as shown. When  $\overline{\text{LB}}$  only is in the select mode only I/O<sub>0</sub> - I/O<sub>7</sub> are affected as shown. When  $\overline{\text{UB}}$  is in the select mode only I/O<sub>8</sub> - I/O<sub>15</sub> are affected as shown.

2. When the device is in standby mode, control inputs ( $\overline{WE}$ ,  $\overline{OE}$ ,  $\overline{UB}$ , and  $\overline{LB}$ ), address inputs and data input/outputs are internally isolated from any external influence and disabled from exerting any influence externally.

3. When  $\overline{\text{WE}}$  is invoked, the  $\overline{\text{OE}}$  input is internally disabled and has no effect on the circuit.

# Capacitance<sup>1</sup>

ltem	Symbol	Test Condition	Min	Мах	Unit
Input Capacitance	C <sub>IN</sub>	V <sub>IN</sub> = 0V, f = 1 MHz, T <sub>A</sub> = 25°C		8	pF
I/O Capacitance	C <sub>I/O</sub>	V <sub>IN</sub> = 0V, f = 1 MHz, T <sub>A</sub> = 25 <sup>o</sup> C		8	рF

1. These parameters are verified in device characterization and are not 100% tested

### Absolute Maximum Ratings<sup>1</sup>

Item	Symbol	Rating	Unit
Voltage on any pin relative to $V_{SS}$	V <sub>IN,OUT</sub>	–0.3 to V <sub>CC</sub> +0.3	V
Voltage on $V_{CC}$ Supply Relative to $V_{SS}$	V <sub>CC</sub>	–0.3 to 4.5	V
Power Dissipation	PD	500	mW
Storage Temperature	T <sub>STG</sub>	–40 to 125	°C
Operating Temperature	T <sub>A</sub>	-40 to +85	°C
Soldering Temperature and Time	T <sub>SOLDER</sub>	260 <sup>0</sup> C, 10sec	°C

1. Stresses greater than those listed above may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

#### **Operating Characteristics (Over Specified Temperature Range)**

Item	Symbol	Test Conditions	Min.	Typ <sup>1</sup>	Мах	Unit
Supply Voltage	V <sub>CC</sub>		2.3	3.0	3.6	V
Data Retention Voltage	V <sub>DR</sub>	Chip Disabled <sup>3</sup>	1.8			V
Input High Voltage	V <sub>IH</sub>		1.8		V <sub>CC</sub> +0.3	V
Input Low Voltage	V <sub>IL</sub>		-0.3		0.6	V
Output High Voltage	V <sub>OH</sub>	I <sub>OH</sub> = 0.2mA	V <sub>CC</sub> -0.2			V
Output Low Voltage	V <sub>OL</sub>	I <sub>OL</sub> = -0.2mA			0.2	V
Input Leakage Current	Ι <sub>LI</sub>	V <sub>IN</sub> = 0 to V <sub>CC</sub>			0.5	μA
Output Leakage Current	I <sub>LO</sub>	$\overline{OE} = V_{IH}$ or Chip Disabled			0.5	μA
Read/Write Operating Supply Current @ 1 µs Cycle Time <sup>2</sup>	I <sub>CC1</sub>	V <sub>CC</sub> =3.6 V, V <sub>IN</sub> =V <sub>IH</sub> or V <sub>IL</sub> Chip Enabled, I <sub>OUT</sub> = 0		2.0	3.0	mA
Read/Write Operating Supply Current @ 70 ns Cycle Time <sup>2</sup>	I <sub>CC2</sub>	V <sub>CC</sub> =3.6 V, V <sub>IN</sub> =V <sub>IH</sub> or V <sub>IL</sub> Chip Enabled, I <sub>OUT</sub> = 0		9.0	15.0	mA
Page Mode Operating Supply Current @ 70ns Cycle Time <sup>2</sup> (Refer to Power Savings with Page Mode Operation diagram)	I <sub>CC3</sub>	V <sub>CC</sub> =3.6 V, V <sub>IN</sub> =V <sub>IH</sub> or V <sub>IL</sub> Chip Enabled, I <sub>OUT</sub> = 0		2.0	3.0	mA
Read/Write Quiescent Operating Sup- ply Current <sup>3</sup>	I <sub>CC4</sub>	$V_{CC}$ =3.6 V, $V_{IN}$ = $V_{IH}$ or $V_{IL}$ Chip Enabled, $I_{OUT}$ = 0, f = 0			3.0	mA
Maximum Standby Current <sup>3</sup>	I <sub>SB1</sub>	$V_{IN} = V_{CC} \text{ or } 0V$ Chip Disabled $t_A = 85^{o}C, V_{CC} = 3.6 V$		4.0	20.0	μA
Maximum Data Retention Current <sup>3</sup>	I <sub>DR</sub>	Vcc = 1.8V, $V_{IN} = V_{CC}$ or 0 Chip Disabled, $t_A = 85^{\circ}C$			10	μA

1. Typical values are measured at Vcc=Vcc Typ.,  $T_A=25^{\circ}C$  and not 100% tested.

2. This parameter is specified with the outputs disabled to avoid external loading effects. The user must add current required to drive output capacitance expected in the actual system.

3. This device assumes a standby mode if the chip is disabled ( $\overline{CE1}$  high or CE2 low). In order to achieve low standby current all inputs must be within 0.2 volts of either VCC or VSS.

(DOC# 14-02-020 REV G ECN# 01-1281)

Power Savi	ngs with Page	Mode Operation (WE = V <sub>IH</sub> )	
Page Add	ress (A4 - A18)	Open page	X
Word Add	ress (A0 - A3)	Word 1 Word 2  W	/ord 16
CE1			
CE2			
ŌĒ			
LB, UB			

Note: Page mode operation is a method of addressing the SRAM to save operating current. The internal organization of the SRAM is optimized to allow this unique operating mode to be used as a valuable power saving feature.

The only thing that needs to be done is to address the SRAM in a manner that the internal page is left open and 16-bit words of data are read from the open page. By treating addresses A0-A3 as the least significant bits and addressing the 16 words within the open page, power is reduced to the page mode value which is considerably lower than standard operating currents for low power SRAMs.

(DOC# 14-02-020 REV G ECN# 01-1281)


## **Timing Test Conditions**

Item	
Input Pulse Level	0.1V <sub>CC</sub> to 0.9 V <sub>CC</sub>
Input Rise and Fall Time	5ns
Input and Output Timing Reference Levels	0.5 V <sub>CC</sub>
Output Load	CL = 30pF
Operating Temperature	-40 to +85 <sup>o</sup> C


### Timing


	O much a l	2.3 -	3.6 V	2.7 -	2.7 - 3.6 V	
Item	Symbol	Min.	Max.	Min.	Max.	Units
Read Cycle Time	t <sub>RC</sub>	85		70		ns
Address Access Time (Random Access)	t <sub>AA</sub>		85		70	ns
Address Access Time (Page Mode)	t <sub>AAP</sub>		30		25	ns
Chip Enable to Valid Output	t <sub>co</sub>		85		70	ns
Output Enable to Valid Output	t <sub>OE</sub>		30		25	ns
Byte Select to Valid Output	t <sub>LB</sub> , t <sub>UB</sub>		85		70	ns
Chip Enable to Low-Z output	t <sub>LZ</sub>	10		10		ns
Output Enable to Low-Z Output	t <sub>OLZ</sub>	5		5		ns
Byte Select to Low-Z Output	t <sub>LBZ</sub> , t <sub>UBZ</sub>	10		10		ns
Chip Disable to High-Z Output	t <sub>HZ</sub>	0	20	0	20	ns
Output Disable to High-Z Output	t <sub>OHZ</sub>	0	20	0	20	ns
Byte Select Disable to High-Z Output	t <sub>LBHZ</sub> , t <sub>UBHZ</sub>	0	20	0	20	ns
Output Hold from Address Change	t <sub>он</sub>	5		5		ns
Write Cycle Time	t <sub>WC</sub>	85		70		ns
Chip Enable to End of Write	t <sub>CW</sub>	50		50		ns
Address Valid to End of Write	t <sub>AW</sub>	50		50		ns
Byte Select to End of Write	t <sub>LBW</sub> , t <sub>UBW</sub>	50		50		ns
Write Pulse Width	t <sub>WP</sub>	40		40		ns
Address Setup Time	t <sub>AS</sub>	0		0		ns
Write Recovery Time	t <sub>WR</sub>	0		0		ns
Write to High-Z Output	t <sub>WHZ</sub>		20		20	ns
Data to Write Time Overlap	t <sub>DW</sub>	40		40		ns
Data Hold from Write Time	t <sub>DH</sub>	0		0		ns
End Write to Low-Z Output	t <sub>OW</sub>	5		5		ns


(DOC# 14-02-020 REV G ECN# 01-1281)















D	Е		BALL MATRIX			
		SD	SE	J	К	TYPE
8±0.10	10±0.10	0.375	0.375	2.125	2.375	FULL



#### **Revision History**

Revision	Date	Change Description
A	Jan. 2001	Initial Advance Release
В	Feb. 2001	Deleted TSOP package, Revised BGA drawing, misc. errrata
С	Dec. 2001	Part number change from EM512J16, modified Overview and Features, revised Operating Characteristics table, Package diagram, Functional Description table and Ordering Information diagram
D	Nov. 2002	Replaced Isb and Icc on Product Family table with typical values
E	Oct 2004	Added Green Package Option
F	Dec. 2005	Added RoHS compliant
G	September 2006	Converted to AMI Semiconductor

© 2006 AMI Semiconductor, Inc. All rights reserved.

AMI Semiconductor, Inc. ("AMIS") reserves the right to change or modify the information contained in this data sheet and the products described therein, without prior notice. AMIS does not convey any license under its patent rights nor the rights of others. Charts, drawings and schedules contained in this data sheet are provided for illustration purposes only and they vary depending upon specific applications.

AMIS makes no warranty or guarantee regarding suitability of these products for any particular purpose, nor does AMIS assume any liability arising out of the application or use of any product or circuit described herein. AMIS does not authorize use of its products as critical components in any application in which the failure of the AMIS product may be expected to result in significant injury or death, including life support systems and critical medical instruments.

(DOC# 14-02-020 REV G ECN# 01-1281)