### **Ordering Information**

Device	Package Option	- 2
	40-Lead QFN	F
201100	6.00x6.00mm body 1.0mm height (max)	
	0.50mm pitch	
MD1715	MD1715K6-G	,



#### **Absolute Maximum Ratings**

Parameter	Value
GND and AGND, Ground	0V
V <sub>LL</sub> logic input pin	-0.5V to +5.5V
$AV_{DD}$ , $V_{DD}$ 1, positive gate drive supply	-0.5V to +14.5V
V <sub>DD</sub> 2, positive gate drive supply	-0.5V to +14.5V
$AV_{SS}$ , $V_{SS}$ , negative gate drive supply	-14.5V to +0.5V
Storage temperature	-65°C to 150°C
Power dissipation*	1.3W

Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied. Continuous operation of the device at the absolute rating level may affect device reliability. All voltages are referenced to device ground.

### **Pin Configuration**



#### **Package Marking**



L = Lot Number YY = Year Sealed WW = Week Sealed A = Assembler ID C = Country of Origin \_ = "Green" Packaging

Package may or may not include the following marks: Si or

40-Lead QFN (K6)

### **Operating Supply Voltages**

Sym	Parameter	Min	Тур	Max	Units	Conditions
V <sub>LL</sub>	Logic supply	1.8	3.3	3.6	V	
AV <sub>DD</sub>	Positive analog supply	8.0	-	12.9	V	$AV_{DD} \ge (V_{DD}1 \text{ or } V_{DD}2)$
$V_{DD}2, V_{DD}1$	Positive gate drive supply	4.75	-	12.9	V	
AV <sub>SS</sub> , V <sub>SS</sub>	Negative gate drive supply	-12.9	-	-4.75	V	

Operating Supply Current (Over operating conditions unless otherwise specified,  $V_{LL}$  = 3.3V,  $AV_{DD}$  =  $V_{DD1}$  =  $V_{DD2}$  = +12V,  $AV_{SS}$  =  $V_{SS}$  = -12V,  $T_A$  = 25°C)

Sym	Parameter	Min	Тур	Max	Units	Conditions
I <sub>VLL</sub>	Logic reference current		10		μA	V <sub>LL</sub> = 3.3V
I <sub>AVDDQ</sub>	AV <sub>DD</sub> power down current	-	0.4	-	m A	
I <sub>vssq</sub>	V <sub>vss</sub> power down current	-	0.1	-	- mA	EN = 0, all inpute Law
I <sub>VDD1Q</sub>	V <sub>DD1</sub> power down current	-	10	25		EN = 0, all inputs Low.
I <sub>VDD2Q</sub>	V <sub>DD2</sub> power down current	-	10	25	μA	

<sup>-</sup>G indicates package is RoHS compliant ('Green')

<sup>\* 1.0</sup>oz 4-layer 3x4" PCB

Operating Supply Current (Over operating conditions unless otherwise specified,  $V_{LL}$  = 3.3V,  $AV_{DD} = V_{DD1} = V_{DD2} = +12V$ ,  $AV_{SS} = V_{SS} = -12V$ ,  $T_A = 25^{\circ}C$ )

Sym	Parameter	Min	Тур	Max	Units	Conditions
I <sub>AVDDEN</sub>	AV <sub>DD</sub> power up current	-	2.0	3.0	mA	
I <sub>VSSEN</sub>	V <sub>ss</sub> power up current		0.7	1.0	mA	EN = 1 all inpute low
I <sub>VDD1EN</sub>	V <sub>DD1</sub> power up current	power up current - 10 - $\mu$ A EN = 1, all inputs low.		EN - 1, all illiputs low.		
I <sub>VDD2EN</sub>	V <sub>DD2</sub> power up current	-	10	-	μA	
I <sub>AVDDCW</sub>	AV <sub>DD</sub> CW 5MHz current	-	10	-	mA	A&B channel on at 5.0MHz no load,
I <sub>vsscw</sub>	V <sub>ss</sub> CW 5MHz current	-	5.0	-	IIIA	$V_{DD1} = 12V, V_{DD2} = 5.0V$
I <sub>VDD1CW</sub>	V <sub>DD1</sub> CW 5MHz current	-	25	-	mA	A&B channel on at 5.0MHz no load, $V_{DD1}$ = 5.0V, $V_{DD2}$ = 12V
I <sub>VDD2CW</sub>	V <sub>DD2</sub> CW 5MHz current	-	25	-	mA	A&B channel on at 5.0MHz no load, $V_{\rm DD1}$ = 12V, $V_{\rm DD2}$ = 5.0V

#### **AC Electrical Characteristics**

(Over operating conditions unless otherwise specified,  $V_{LL} = 3.3V$ ,  $AV_{DD} = V_{DD1} = V_{DD2} = +12V$ ,  $AV_{SS} = V_{SS} = -12V$ ,  $T_A = 25^{\circ}C$ )

Sym	Parameter	Min	Тур	Max	Units	Conditions
t <sub>irf</sub>	Input rise & fall time	_	-	10	ns	Logic input edge speed requirement
t <sub>r</sub>	Output rise time	-	6.5	-	ns	1nF load, see timing diagram, input signal rise/fall time 2.0ns
t,	Output fall time	-	6.5	-	ns	
t <sub>dr</sub>	Output rise delay	-	10	-	ns	
t <sub>df</sub>	Output fall delay	-	10	-	ns	
t <sub>r</sub> - t <sub>f</sub>	Rise and fall time matching	-	1.0	-	-	For each channel
t <sub>dr</sub> - t <sub>df</sub>	Propagation delay matching	-	1.0	-	-	
t <sub>dm</sub>	Delay time matching	-	±2.0	-	ns	Ch to Ch and Device to Device
$\Delta t_{_{j}}$	Output jitter	-	20	-	ps	V <sub>DD</sub> = 10V
t <sub>EN_ON</sub>	IC enable time	-	25	50	μs	
t <sub>EN_OFF</sub>	IC disable time	-	0.5	2.0	μs	
HD2	2 <sup>nd</sup> harmonic distortion	-40	-	-	dB	

#### **P-Channel Gate Driver Outputs**

Sym	Parameter	Min	Тур	Max	Units	Conditions
R <sub>SINK</sub>	Output sink resistance	-	5.0	6.0	Ω	I <sub>SINK</sub> = 100mA
R <sub>SOURCE</sub>	Output source resistance	-	5.0	6.0	Ω	I <sub>SOURCE</sub> = 100mA
Isink	Peak output sink current		2.0	-	Α	
SOURCE	Peak output source current		2.0	-	Α	

#### **N-Channel Gate Driver Outputs**

Sym	Parameter	Min	Тур	Max	Units	Conditions
R <sub>SINK</sub>	Output sink resistance	-	5.0	6.0	Ω	I <sub>SINK</sub> = 100mA
R <sub>SOURCE</sub>	Output source resistance	-	5.0	6.0	Ω	I <sub>SOURCE</sub> = 100mA
I <sub>SINK</sub>	Peak output sink current	1.7	2.0	-	Α	
SOURCE	Peak output source current	1.7	2.0	-	Α	


#### **Logic Inputs**

Sym	Parameter	Min	Тур	Max	Units	Conditions
V <sub>ENL</sub>	Chip disable low voltage	0	-	0.3	V	VLL/EN is a dual function pin
V <sub>IH</sub>	Input logic high voltage	0.8V <sub>LL</sub>	-	V <sub>LL</sub>	V	
V <sub>IL</sub>	Input logic low voltage	0	-	0.2V <sub>LL</sub>	V	
I <sub>IH</sub>	Input logic high current	-	-	1.0	μΑ	
I <sub>IL</sub>	Input logic low current	-1.0	-	-	μΑ	


#### **Truth Table for Channels A and B**

	Tutti Table for Chairles A and B								
	Lo	gic Input	s A	SP1	SN1	SP2	SN2	SP3	SN3
EN	SELA	POSA	NEGA	to DP1	to DN1	to DP2	to DN2	to DP3	to DN3
1	0	0	0	OFF	OFF	OFF	OFF	ON	ON
1	0	0	1	OFF	OFF	OFF	ON	OFF	OFF
1	0	1	0	OFF	OFF	ON	OFF	OFF	OFF
1	0	1	1	OFF	OFF	OFF	OFF	OFF	OFF
1	1	0	0	OFF	OFF	OFF	OFF	ON	ON
1	1	0	1	OFF	ON	OFF	OFF	OFF	OFF
1	1	1	0	ON	OFF	OFF	OFF	OFF	OFF
1	1	1	1	OFF	OFF	OFF	OFF	OFF	OFF
	Lc	gic Input	s B	SP4	SN4	SP5	SN5	SP6	SN6
EN				to	to	to	to	to	to
	SELB	POSB	NEGB	DP4	DN4	DP5	DN5	DP6	DN6
1	SELB 0	POSB 0	NEGB 0						
				DP4	DN4	DP5	DN5	DP6	DN6
1	0	0	0	DP4 OFF	DN4 OFF	DP5 OFF	DN5 OFF	DP6 ON	DN6 ON
1	0	0	0	OFF OFF	DN4 OFF OFF	OFF OFF	OFF ON	DP6 ON OFF	DN6 ON OFF
1 1 1	0 0 0	0 0 1	0 1 0	DP4 OFF OFF	OFF OFF	OFF ON	OFF ON	ON OFF OFF	ON OFF
1 1 1	0 0 0 0	0 0 1 1	0 1 0 1	OFF OFF OFF	OFF OFF OFF	OFF OFF OFF	OFF ON OFF OFF	ON OFF OFF	ON OFF OFF
1 1 1 1	0 0 0 0	0 0 1 1 0	0 1 0 1	OFF OFF OFF	OFF OFF OFF	OFF OFF OFF	OFF OFF OFF	OP6 ON OFF OFF OFF ON	ON OFF OFF ON
1 1 1 1 1	0 0 0 0 1 1	0 0 1 1 0	0 1 0 1 0	OFF OFF OFF OFF	OFF OFF OFF ON	OFF OFF OFF	OFF OFF OFF	OP6 ON OFF OFF OFF ON OFF	ON OFF OFF OFF ON OFF
1 1 1 1 1 1	0 0 0 0 1 1	0 0 1 1 0 0	0 1 0 1 0 1	OFF OFF OFF OFF ON	OFF OFF OFF OFF OFF	OFF OFF OFF OFF	OFF OFF OFF OFF	OP6 ON OFF OFF ON OFF OFF	ON OFF OFF ON OFF OFF
1 1 1 1 1 1 1	0 0 0 0 1 1 1 1	0 0 1 1 0 0	0 1 0 1 0 1 0	OFF OFF OFF OFF OFF OFF OFF ON	OFF OFF OFF OFF OFF OFF OFF	OFF OFF OFF OFF OFF	OFF OFF OFF OFF OFF OFF	OP6 ON OFF OFF ON OFF OFF OFF OFF ON	ON OFF OFF OFF OFF OFF OFF ON OFF OFF


## **Circuit Pin Layout**



### **Timing Diagram**



#### **Detail Circuit**



# **Pin Descriptions**


Pin#	Name	Description
1	SELA	SEL input logic control for channel A. See logic truth table for details.
2	POSA	POS input logic control for channel A. See logic truth table for details.
3	NEGA	NEG input logic control for channel A. See logic truth table for details.
4	VLL/EN	Logic Hi reference voltage and chip enable input.
5	AVDD	Positive supply voltage of analog circuitry. AVDD should be same or higher potential than the highest voltages of VDD1 or VDD2.
6	AGND	Digital Ground.
7	AVSS	Negative supply voltage of analog circuitry and connection of IC substrate. Should be at the same potential as VSS.
8	SELB	SEL input logic control for channel B. See logic truth table for details.
9	POSB	POS input logic control for channel B. See logic truth table for details.
10	NEGB	NEG input logic control for channel B. See logic truth table for details.
11	VDD2	Positive supply voltage of the gate drivers for the output stage OP1, ON1 in A and B channels. VDD2 can be at a different voltage than VDD1.
12	OP1B	First output P-Channel gate drivers for channel B.
13	VDD1	Positive supply voltage of the gate drivers for the output stage for OP2, ON2, ON3 in A and B channels. VDD1 can be different voltage than VDD2.
14	GND	Power Ground.
15	OP2B	Second output P-Channel gate drivers for channel B.
16	VDD2	Positive supply voltage of the gate drivers for the output stage OP1, ON1 in A and B channels. VDD2 can be at a different voltage than VDD1.
17	ON1B	First output N-Channel gate drivers for channel B.
18	GND	Power Ground.
19	VDD1	Positive supply voltage of the gate drivers for the output stage for OP2, ON2, ON3 in A and B channels. VDD1 can be different voltage than VDD2.
20	ON2B	Second output N-Channel gate drivers for channel B.
21	GND	Power Ground.
22	ON3B	Damping output N-Channel gate drivers for channel B.
23	VSS	Negative supply voltage for gate drive of OP3. Should be the same voltage as AVSS.
24	OP3B	Damping output P-Channel gate drivers for channel B.
25	GND	Power Ground.
26	VSS	Negative supply voltage for gate drive of OP3. Should be the same voltage as AVSS.
27	OP3A	Damping output P-Channel gate drivers for channel A.
28	GND	Power Ground.
29	GND	Power Ground.
30	ON3A	Damping output N-Channel gate drivers for channel A.
31	ON2A	Second output N-Channel gate drivers for channel A.

# Pin Descriptions (cont.)

	<u>-</u>	
Pin#	Name	Description
32	VDD1	Positive supply voltage of the gate drivers for the output stage for OP2, ON2, ON3 in A and B channels. VDD1 can be different voltage than VDD2.
33	GND	Power Ground.
34	ON1A	First output N-Channel gate drivers for channel A.
35	VDD2	Positive supply voltage of the gate drivers for the output stage OP1, ON1 in A and B channels. VDD2 can be at a different voltage than VDD1.
36	OP2A	Second output P-Channel gate drivers for channel A.
37	GND	Power Ground.
38	VDD1	Positive supply voltage of the gate drivers for the output stage for OP2, ON2, ON3 in A and B channels. VDD1 can be different voltage than VDD2.
39	OP1A	First output P-Channel gate drivers for channel A.
40	VDD2	Positive supply voltage of the gate drivers for the output stage OP1, ON1 in A and B channels. VDD2 can be at a different voltage than VDD1.
Center Pad	Thermal pad	IC substrate, must connect to AV <sub>ss</sub> externally

# 40-Lead QFN Package Outline (K6)

#### 6.00x6.00mm body, 1.00mm height (max), 0.50mm pitch



#### Notes:

- A Pin 1 identifier must be located in the index area indicated. The Pin 1 identifier can be: a molded mark/identifier; an embedded metal marker; or a printed indicator.
- Depending on the method of manufacturing, a maximum of 0.15mm pullback (L1) may be present.
- 3. The inner tip of the lead may be either rounded or square.

Symbol		Α	<b>A1</b>	А3	b	D	D2	E	E2	е	L	L1	θο
Dimension (mm)	MIN	0.80	0.00	0.20 REF	0.18	5.85*	1.05	5.85*	1.05	0.50 BSC	0.30 <sup>†</sup>	0.00	0
	NOM	0.90	0.02		0.25	6.00	-	6.00	-		0.40 <sup>†</sup>	-	-
	MAX	1.00	0.05		0.30	6.15*	4.45	6.15*	4.45		0.50 <sup>†</sup>	0.15	14

JEDEC Registration MO-220, Variation VJJD-6, Issue K, June 2006.

Drawings not to scale.

Supertex Doc. #: DSPD-40QFNK66X6P050, Version C041009.

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to <a href="http://www.supertex.com/packaging.html">http://www.supertex.com/packaging.html</a>.)

**Supertex inc.** does not recommend the use of its products in life support applications, and will not knowingly sell them for use in such applications unless it receives an adequate "product liability indemnification insurance agreement." **Supertex inc.** does not assume responsibility for use of devices described, and limits its liability to the replacement of the devices determined defective due to workmanship. No responsibility is assumed for possible omissions and inaccuracies. Circuitry and specifications are subject to change without notice. For the latest product specifications refer to the **Supertex inc.** (website: http://www.supertex.com)

©2012 **Supertex inc.** All rights reserved. Unauthorized use or reproduction is prohibited



<sup>\*</sup> This dimension is not specified in the JEDEC drawing.

<sup>†</sup> This dimension differs from the JEDEC drawing.