0 items
You have no items in your shopping cart.
All Categories
    Close
    Filters
    Preferences
    Search

    ADA4001-2ARZ

    SKU: 128980
    Manufacturer: Analog Devices
    Op Amp Dual Low Noise Amplifier R-R O/P ±15V 8-Pin SOIC N Tube
    2160 parts IN STOCK
    Shipped from :
    Netherlands
    Expected Ships :
    Rohs State : Need to verify

    QUANTITY

    Increments of 0 pcs
    Products specifications
    EU RoHS Compliant
    ECCN (US) EAR99
    Part Status Active
    HTS 8542.33.00.01
    Automotive No
    PPAP No
    Type Low Noise Amplifier
    Manufacturer Type Low Noise Amplifier
    Number of Channels per Chip 2
    Rail to Rail Rail to Rail Output
    Process Technology JFET
    Maximum Input Offset Voltage (mV) 1.5@±15V
    Minimum Dual Supply Voltage (V) ±5
    Typical Dual Supply Voltage (V) ±9
    Maximum Dual Supply Voltage (V) ±18
    Maximum Input Offset Current (uA) 0.00002@±15V
    Maximum Input Bias Current (uA) 0.00003@±15V
    Maximum Quiescent Current (mA) 6@±15V
    Typical Output Current (mA) 40@±15V
    Power Supply Type Dual
    Typical Slew Rate (V/us) 25@±15V
    Typical Input Noise Voltage Density (nV/rtHz) 8.8@±15V
    Typical Voltage Gain (dB) 112
    Typical Noninverting Input Current Noise Density (pA/rtHz) 0.003@±15V
    Minimum PSRR (dB) 96
    Minimum CMRR (dB) 96
    Minimum CMRR Range (dB) 95 to 105
    Typical Gain Bandwidth Product (MHz) 16.7
    Typical Settling Time (ns) 1200
    Shut Down Support No
    Operating Temperature-Min -40
    Operating Temperature-Max 125
    Supplier Temperature Grade Extended Industrial
    Packing Method Tube
    Pin Count 8
    Standard Package Method SOP
    Original Package SOIC N
    Terminal Form Surface Mount
    Package Height 1.5(Max)
    Package Length 5(Max)
    Package Width 4(Max)
    PCB changed 8
    Products specifications
    EU RoHS Compliant
    ECCN (US) EAR99
    Part Status Active
    HTS 8542.33.00.01
    Automotive No
    PPAP No
    Type Low Noise Amplifier
    Manufacturer Type Low Noise Amplifier
    Number of Channels per Chip 2
    Rail to Rail Rail to Rail Output
    Process Technology JFET
    Maximum Input Offset Voltage (mV) 1.5@±15V
    Minimum Dual Supply Voltage (V) ±5
    Typical Dual Supply Voltage (V) ±9
    Maximum Dual Supply Voltage (V) ±18
    Maximum Input Offset Current (uA) 0.00002@±15V
    Maximum Input Bias Current (uA) 0.00003@±15V
    Maximum Quiescent Current (mA) 6@±15V
    Typical Output Current (mA) 40@±15V
    Power Supply Type Dual
    Typical Slew Rate (V/us) 25@±15V
    Typical Input Noise Voltage Density (nV/rtHz) 8.8@±15V
    Typical Voltage Gain (dB) 112
    Typical Noninverting Input Current Noise Density (pA/rtHz) 0.003@±15V
    Minimum PSRR (dB) 96
    Minimum CMRR (dB) 96
    Minimum CMRR Range (dB) 95 to 105
    Typical Gain Bandwidth Product (MHz) 16.7
    Typical Settling Time (ns) 1200
    Shut Down Support No
    Operating Temperature-Min -40
    Operating Temperature-Max 125
    Supplier Temperature Grade Extended Industrial
    Packing Method Tube
    Pin Count 8
    Standard Package Method SOP
    Original Package SOIC N
    Terminal Form Surface Mount
    Package Height 1.5(Max)
    Package Length 5(Max)
    Package Width 4(Max)
    PCB changed 8